HD63705Z0, HD637A05Z0, HD637B05Z0 ZTAT[™] Micro

Preliminary AUGUST, 1986

#U170

HITACHI

The HD63705Z0 is an 8-bit high performance CMOS single chip microcomputer unit (MCU) which includes 8k bytes of PROM and is object code compatible with the HD6305 Family.

This MCU contains a CPU, 8k bytes of PROM, 384 bytes of RAM, 8-channel A/D converter, five 16-bit timers, PWM timer, serial communication interface (SCI) and 68 parallel I/O pins.

Moreover, the HD63705Z0 provides a slave processor mode which allows to this MCU to operate as an intelligent peripheral interface adapter LSI.

FEATURES

<Hardware Features>

- 7744 bytes of PROM (Compatible with 27256 type)
- 384 bytes of RAM
- 8-bits X 8-channel A/D converter
- Five 16-bit timers
- 16-bit Reloadable Counter X 2 Timer 2
- PWM (Pulse Width Modulation) timer
- Cycle: 2¹³ to 2¹⁶ cyc. (software programmable) On-chip serial communication interface (SCI)
- Asynchronous mode (8 kinds of data formats, hardware parity)
 - Synchronous mode
- 68 parallel I/O pins (in single chip mode) 45 I/O pin (including eight input data latch ports) 15 output pins
 - 8 input pins
- Internal power-on reset circuit
- Direct Page Register which allows for powerful page manipulation
- A variety of external interrupts Three external, three timer, one parallel, one serial, one A/D and one software interrupts provided.
- A variety of operating modes
 - MCU mode
 (Mode 2)


 Master MCU single chip mode
 (Mode 2)

 Slave MCU single chip mode
 (Mode 6)

 Master MCU external extended mode
 (Mode 1)

 (Internal ROM is enabled.)
 (Mode 5)

 (Internal ROM is disabled.)
 (Mode 4)
- Max. 65k bytes of address locations
- Low power modes
 - Wait mode Internal oscillator remains active. The CPU processing is halted. The timer, serial, parallel, A/D and external interrupts are enabled.




- Stop mode Internal oscillator is halted. The data of registers and RAM remain unaltered. All I/O lines remain unchanged. External interrupts are enabled.
- Standby mode . . Internal oscillator is halted. The data of RAM is unchanged. The MCU internal state is reset.
- Minimum instruction cycle time 0.5 μs (f = 2 MHz)
- Operating range
 - $V_{CC} = 5V \pm 10\% \quad f = 0.1 \text{ to } 1.0 \text{ MHz} : \text{HD63705Z0} \\ f = 0.1 \text{ to } 1.5 \text{ MHz} : \text{HD637A05Z0} \\ f = 0.1 \text{ to } 2.0 \text{ MHz} : \text{HD637B05Z0}$
- BLOCK DIAGRAM

2

<Software Features>

- Upward software compatible with the HD6305 family MCUs (Multiply instruction (MUL) is added.)
- Byte efficient instruction set
- Powerful bit manipulation instructions
- Bit test and branch instructions
- Versatile interrupt handling
- Powerful indexed addressing for tables
- Full set of conditional branches
- 10 powerful addressing modes



ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit	Note
Supply Voltage	V _{CC} , AV _{CC}	-0.3 ~ + 7.0	v	
Programming Voltage	VPP	0.3 ~ + 15.0	v	1
Input Voltage	V _{in}	$-0.3 \sim V_{CC} + 0.3$	V	2
Operating Temperature	T _{op r}	0~+70	°C	
Storage Temperature	T _{stg}	-55~+125	°C	

(NOTE 1) Applies to MP₂ (V_{PP}) pin.

(NOTE 2) Applies to all other pins except for MP_2 (V_{PP}).

These devices contain circuits to protect the inputs against high static voltages or high electric fields. Be careful not to apply any voltage higher than the absolute maximum ratings to these high input impedance circuits. For normal operation, we recommend the Vin and Vout be constrained to the range $V_{SS} \leq (Vin \text{ or Vout}) \leq V_{CC}$.

ELECTRICAL CHARACTERISTICS IN MCU MODE

• D.C. Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND, T_a = 0 to +70°C, unless otherwise noted.

<u></u>	ltem	Symbol	Test Condition	min	typ	max	Unit
	RES, STBY,			V _{CC} - 0.5		V _{CC} + 0.3	
	EXTAL			$V_{CC} \times 0.7$	-	$V_{CC} + 0.3$	
	Port D			2.0		$AV_{CC} + 0.3$	_
Input High Voltage	SCLK, INT2 (STB)	V _{IH}		$V_{CC} \times 0.8$	—	$V_{\rm CC}$ + 0.3	V
	PCI Inputs****			2.4	-	$V_{cc} + 0.3$	
	All Other Inputs			2.0	-	$v_{CC} + 0.3$	
	PCI Inputs * * * *			-0.3	-	0.6	- v
Input Low Voltage	All Other Inputs	VIL		-0.3		0.8] `
<u> </u>	NMI, RES, STBY				-	1.0	
Input Leakage Current	MP ₂ (V _{PP})	I _{in}	$V_{in} = 0.5$ to $V_{CC} - 0.5V$	-	1.0	100	μΑ
Three State Leakage Current	Ports A*, B, C, G, E**, F, H, J, MP ₀ , MP ₁	I _{TS1}	$V_{in} = 0.5 \text{ to } V_{CC} - 0.5 \text{V}$	_	-	1.0	
			I _{OH} = -200 μA	2.4	—		V
Output High Voltage	All Outputs but PJ ₂	V _{он}	$I_{OH} = -10 \mu A$	V _{CC} - 0.7	-	_	V
	All Outputs Including PJ2****		I _{OL} = 1.6 mA	— .	-	0.4	V
Output Low Voltage	Port E	V _{OL}	$I_{OL} = 10 \text{ mA}$	_		1.0	V _
Input Capacitance	MP ₂ (V _{PP})	C _{in}	14 014 (ANUL T 050C	—	-	100	pF
Input Capacitance	All Other Except for MP ₂ (V _{PP})	- ⁻ "	$V_{in} = 0V, f = 1MHz, T_a = 25^{\circ}C$	_	-	12.5	
	Active	Icc***		_	6	12	mA
	Wait	WAIT***	1	-	2	5	mA
Current Dissipation * *	Stop	ISTOP	f = 1MHz***		3.0	15.0	μA
	Standby	ISTBY	1	-	3.0	15.0	μA
RAM Standby Voltage		VRAM	······································	2.0	-	-	V

* Only in the standby mode.

** V_{IH} min = V_{CC} - 1.0V, V_{IL} max. = 0.8V and no line is connected to any output or $\overline{\text{RES}}$ pin.

*** The value at f = XMHz is given by I_{CC} (f = XMHz) = I_{CC} (f = 1MHz, XX.

**** PJ2 is an NMOS open drain pin.

***** RSO ~ 3, DBBO ~ 7, CS, OE WE.



• AC Characteristics (V_{CC} = 5.0V \pm 10%, V_{SS} = GND, Ta = 0 to +70°C, unless otherwise noted)

Bus Timing

Item	Symbol	Test	на	063705	Z0	HD	537A05	5Z0	нр	637B0	5Z0	Unit
		Condition	min	typ	max	min	typ	max	min	typ	max	Onit
Cycle Time	t _{cyc}		1.0	-	10	0.666	_	10	0.5	_	10	μs
System Clock Rise Time	t _{Er}		_	_	25	-		25	_		25	ns
System Clock Fall Time	tEf		_	_	25	_		25		_	25	ns
System Clock Pulse Width (High)*	PWEH		450	_	-	300	_	_	220	_	_	ns
System Clock Pulse Width (Low)*	PWEL	Fig. 1	450		_	300	-	-	220	_	_	ns
Address, R/W Delay Time*	t _{AD}		_	_	250	_		190	_	_	160	ns
Data Delay Time (Write)	tDDW		_	-	200	_		160	_	_	120	ns
Data Setup Time (Read)	t _{DSR}		80	_	_	70	_	_	70		_	ns
Address, R/W Hold Time*	t _{AH}		40	_	-	30	_		20		_	ns
Data Hold Time (Write)*	t _{HW}	ľ	40	_	_	30			20	_	_	ns
Data Hold Time (Read)	t _{HR}		0	-		0	_	_	0	_	-	ns

* Bus timing varies with t_{CYC} . The above characteristics are obtained when t_{CYC} is a minimum (i.e. during highest speed operation).

Peripheral Port Timing

lte	m	Symbol	Test	HD63705Z0		HD637A05Z0			HD637B05Z0			Unit	
			Condition	min	typ	max	min	typ	max	min	typ	max	Omt
Peripheral Data Setup Time	Port B, C, D, F, G, H, J	^t pdsu	5:- 0	200	-	-	200	-	-	200	_	_	ns
Peripheral Data Hold Time	Port B, C, D F, G, H, J	^t PDH	Fig. 2	200		_	200	_	_	200	-	-	ns
Delay Time	Port A, B, C E, F, G, H, J	tpwd	Fig. 3	-	-	300		-	300		_	300	ns
Input Strobe Pul	se Width	tpwis		300	_		300	-	_	300	_		ns
Input Data Hold Time	Port B	t _{IH}	Fig. 4	200	-	_	200		_	200	_	-	ns
Input Data Setup Time	Port B	t _{IS}		100	_	_	100	-	_	100	-	_	ns

* Enable negative transition to peripheral data valid.

• Control Signal Timing (V_{CC} = 5.0V \pm 10%, V_{SS} = GND, Ta = 0 to +70°C unless otherwise noted)

Item	Symbol	Test	н	D6370	5Z0	н	D637 A)5Z0	HD637B05Z0			Unit
		Condition	min	typ	max	min	typ	max	min	typ	max	Unit
NMI Pulse Width	tiwL		t _{cyc} +250	_	-	t _{cyc} +200	—	-	t _{сус} +200	—	-	ns
\overline{INT}_1 , \overline{INT}_2 (STB) Pulse Width	T _{IWL2}		^t _{сус} +250	-	_	t _{cyc} +200	_	_	^t сус +200	_	-	ns
RES Pulse Width	trwl		5	-		5	_	-	5		-	t _{cyc}
Control Setup Time	t _{CS}	Fig. 10, 11	250	-	_	250	-	_	250	-	-	ns
Oscillation Start Time (Crystal)	tosc	Fig. 11*	—	-	20	-	_	20	-	-	20	ms
Reset Delay Time	t _{RHL}	**	80	-	-	80	-	_	80	-		ms

* $C_L = 22 \text{ pF} \pm 20\%$, $R_S = 60\Omega \text{ max}$.

** External capacitance is 2.2 μ F.

4

HITACHI

PCI Timing


Read Cycle

		HD63705Z0		HD637A05Z0		HD637	7B05Z0	Unit
Item	Symbol	min	max	min	max	min	max	
Address Access Time	t _{AA}		300	_	250	—	200	ns
Chip Select Access Time	t _{ACS}	T	300		250	-	200	ns
Output Enable Output Delay Time	t _{OE}	<u> </u>	150		120	-	110	ns
CS Output Floating	t _{CHZ}	-	150	-	120		110	ns
Output Hold Time	t _{OH}	0	_	0	-	0	-	ns
OE Output Floating	t _{OHZ}	0	150	0	120	0	110	ns

Write Cycle


	Symbol	HD63	705Z0	HD637A05Z0		HD637	B05Z0	Unit
ltem		min	max	min	max	min	max	
Chip Select Time	tcw	200	-	150	-	120	-	ns
Address Valid Time	t _{AW}	200	_	150	-	120	-	ns
Address Setup Time	t _{AS}	20	-	20	-	20	1	ns
Write Pulse Width	twp	150	_	120	_	100	-	ns
Address Hold Time	twn	20	-	20	-	20	-	ns
Input Data Set Time	t _{DW}	120	-	100	_	80		ns
Input Data Hold Time	^t DH	20	-	20	-	20	_	ns







Write Cycle*1



(NOTES) 1. A write occurs during the overlap of a low CS and a low WE (twp).

2. twn is measured from the earlier of CS or WE going high to the end of write cycle.

If I/O pins are in the output state, input signal with opposite phase to the outputs must not be applied to them.
 If the CS negative transition occurs simultaneously with the WE negative transition, the output remains in a high impedance state.

Timer and SCI Timing •

	ltem	Symbol	Test	H	063705	Z0	HD	637A05	5Z0	нс	637B0	5Z0	Unit
			Condition	min	typ	max	min	typ	max	min	typ	max	
•	ut Pulse Width	tpwt	Fig. 8	2.0	_	-	2.0		_	2.0	_	_	t _{cyc}
Delay Time (Transition to Valid)	(Enable Positive Timer Data	t _{TOD}	Fig. 6, 7	_	-	400	_	-	400	_	_	400	ns
SCI Input	Asynchronous Mode		Fig. 8	1.0	-	-	1.0	_	_	1.0	_	-	t _{cyc}
Clock Cycle	Synchronous Mode	t _{Scyc}	Fig. 5	2.0	_	-	2.0	_	-	2.0	-	-	t _{cyc}
SCI Transmit Delay Time (Synchronou		^t txd		_	-	200	_	_	200	-	_	200	ns
SCI Receive I (Synchronou	Data Setup Time s Mode)	tsrx	Fig. 5	260	-	-	260	-	-	260		_	ns
SCI Receive I (Synchronou	Data Hold Time s Mode)	^t нях		100	-		100	-	—	100	-		ns
	ock Pulse Width	^t PWSCK	Fig. 8	0.4		0.6	0.4		0.6	0.4		0.6	tScyc
Timer 2 Inpu	t Clock Cycle	t _{tcyc}	Fig. 8	2.0	-	_	2.0	_	-	2.0			t _{cyc}
Timer 2 Inpu Width	t Clock Pulse	^t рwтск		200	-	_	200	_	_	200	_	_	ns
Timer 1, Timer 2 and SCI Input Clock Rise Time		t _{CKr}	Fig. 8	_	-	100	_		100	-	-	100	ns
Timer 1, Timer 2 and SCI nput Clock Fall Time		^t CKf		-	-	100	_	-	100	-	_	100	ns

A/D Converter Characteristics (V_{CC} = 5.0 ± 10%, V_{SS} = AV_{SS} = GND, Ta = 0 to +70°C, unless otherwise noted)

ltem	Symbol	Test	HD63705Z0			HD637A05Z0			HD637B05Z0			Unit
	-,	Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Analog Power Supply Voltage	AVcc		4.5	_	5.5	4.5	_	5.5	4.5		5.5	v
Analog Input Voltage	AVin	1	AVSS	_	AVcc	AV _{SS}		AVcc	AVSS		AVcc	V
Current between	IAD	Operation			1.0			1.0			1.0	mA
AV _{CC} and AV _{SS}	- 40	STBY, STOP			250			250			250	μA
Resolution			-	8		-	8	_	-	8	-	bit
Conversion Time			34	_	_	34		-	34		_	μs
Input Count			0	_	8	0		8	0	_	8	Channel
Absolute Error		Ta=25°C	-	-	1.5	-	_	1.5	_	_	1.5	LSB

(NOTE) AV_{CC} = V_{CC} \pm 0.3V



OHITACHI








Fig. 1 External Extended Modes Bus Timing















Fig. 4 Port B Input Latch Timing



* 2.0V is high level when clock input. 2.4V is high level when clock output.








Fig. 6 Timer 1 Output Timing






8



(TCONR = N)

Fig. 7 Timer 2 and Timer 3 Output Timing





O HITACHI




Fig. 11 Reset Timing

FUNCTIONAL PIN DESCRIPTION

Of the 80 MCU pins, some function depending on the operating modes. For details, see Table 1.

Mode Independent Pins

The following pins function identically in all modes.

• V_{CC}, V_{SS}

Power is supplied to a large portion of the MCU using the V_{CC} and V_{SS} pins. The power supply should provide +5V±10% for V_{CC} .

AV_{CC}, AV_{SS}

These are power supply pins for A/D converter, which can be used separately from V_{SS} and V_{CC} to enhance the precision of A/D conversion.

XTAL, EXTAL

These two input pins are connected to an AT-cut parallel crystal resonator to drive the MCU internal oscillator. Dividedby-four circuitry is included which allows use of the 4 MHz crystal resonator for obtaining a system clock of 1 MHz.

Alternatively, EXTAL can be driven by an external clock with a duty cycle of 45 to 55% with no line connected to

XTAL, when a system clock with a fourth frequency of the external clock is generated. The external clock frequency should be less than four times of the maximum operating frequency.

• STBY

This pin is used to put the MCU in the standby mode or PROM programming mode.

Logic low on the STBY pin allows the MCU to enter the standby mode. In this mode the internal oscillator is turned off, the internal clock is halted, and the MCU internal state is reset. Writing a 0 to the RAM enable bit (RAME) disables RAM, which allows data in the RAM to be unchanged in the standby mode. RAME is bit 4 of the Miscellaneous Register at \$003B. For detailed information about the standby mode, see 'LOW POWER MODES'.

When applying logic lows to the $\overline{\text{STBY}}$ pin and mode programming pins MP₀ and MP₁ and applying a logic high to MP₂, the MCU enters the PROM programming mode. For details, see 'PROGRAMMING THE PROM'.

RESET (RES)

The \overline{RES} pin is used to reset the MCU to provide a startup from a power down condition. On power-up, the \overline{RES} must stay low for minimum of 20 ms.



As the CPU registers (Accumulator, Index Register, Stack Pointer, Condition Code Register except for interrupt mask bit), RAM, port data registers are not initialized at reset, their contents are indeterminate after the startup procedure. To reset the MCU during the operation, the RES should be held low for at least five system clock cycles. At the fifth cycle, all address buses go high.

The address buses remain high as long as the \overline{RES} stays low. When applying a logic high to the \overline{RES} , the MCU operates as follows:

- 1) Latches the data on the mode programming pins MP_0 , MP_1 and MP_2 . (In the PROM programming mode, the RES is not used.)
- 2) Initializes the internal registers. (See Table 7).
- 3) Sets the interrupt mask bit in the Condition Code Register. For the CPU to recognize the maskable interrupts (INT₁, INT₂, and Timer 1, Timer 2, Timer 3, PCI, SCI and A/D interrupts), this bit must be cleared previously.
- 4) Puts the contents of reset vector addresses (\$1FFE, \$1FFF) into the program counter, then resumes the program execution.

After power up to the oscillator stabilization (for 20 ms max.), \overline{RES} input is not latched to the MCU, which causes the MCU internal state and I/O pin condition to be undefined.

MCU Mode Pins

The following pins function in the MCU modes (Modes 1, 2, 5, 6).

Non Maskable Interrupt (NMI)

An NMI negative edge signifies an interrupt request, but the current instruction will be completed before the CPU responds to the request. NMI is not affected by the interrupt mask bit in the Condition Code Register.

When the interrupt occurs, the contents of Program Counter, Index Register, Accumulator and Condition Code Register are pushed onto the stack. After the registers have been stacked, a vector is fetched from \$1FFC and \$1FFD, transferred to the Program Counter, then the non-maskable interrupt routine is executed.

Interrupts (INT₁, INT₂)

 $\overline{INT_1}$ is also used as the Port A bit 1 pin (PA₁). This pin can be programmed as an $\overline{INT_1}$ input by writing a 1 to bit 1 in the Port A Control and Status Register at \$000F. $\overline{INT_1}$ is sensed on either a negative edge or a level of the input signal. Writing a 0 to bit 0 of the Port A Control and Status Register selects edgesensitive triggering, while writing a 1 selects level-sensitive triggering. The Port A Control and Status Register is cleared to \$00 during reset.

When $\overline{INT_1}$ or $\overline{INT_2}$ interrupt request is acknowledged, the CPU will complete the current instruction before it responds to the request. If the interrupt mask bit in the Condition Code Register is cleared, the CPU begins an interrupt sequence at the end of the current instruction; if set, the CPU cannot accept the interrupt request. When the interrupt occurs, the contents of Program Counter, Direct page register are pushed onto the stack, and then the interrupt mask bit is set which inhibits any additional maskable interrupts. Finally a vector is fetched, transferred to the Program Counter, and the CPU starts the interrupt service routine.

 $\overline{INT_2}$ (STB) pin is also used as PA₂. Writing a 1 to bit 2 in the Port A Control and Status Register allows this pin to be

10

used for the $\overline{INT_2}$ input, and writing 1's to both bit 2 and bit 3 allows the pin to be used for STB input. After sensing the $\overline{INT_2}$ interrupt request, the MCU processes the interrupt in the same way as the $\overline{INT_1}$ interrupt. For details, see 'INTERRUPT'.

Mode Programming Pins (MP₀, MP₁, MP₂)

These pins are used to define the HD63705Z0 operating mode. For details, see 'MODE SELECTION'.

The following pins function in the external extended modes (Mode 1 and Mode 5).

Enable (E: PJ₃)

This pin provides the system clock for external circuits. This clock is single phase and TTL compatible. Its frequency is one fourth that of the crystal oscillator or external clock.

Read/Write (R/W: PJ₄)

The Read/Write signal on this pin is used to control the direction of transfers on the external data bus. A low level on the R/W pin enables the data to be written to an external device. A high level on the R/W pin enables the data to be read from an external device. Normally this pin is in the read state.

The following pins are used in the slave MCU modes (Mode 6).

Chip Select (CS: PJ₀)

This pin allows the HD63705Z0 to provide the parallel communication with the master MCU. A low level on this pin activates the data bus.

Register Select (RS₀ - RS₃: PJ₁, PF₅ to PF₇)

 RS_0 to RS_3 inputs are used to select either the Parallel Communication Control and Status Register (\$002B) or one of the parallel communication data registers (PCDR0: \$002C ~ PCDR14: \$003A).

Ready (RDY: PJ₂)

The \overline{RDY} output applies an interrupt to the master MCU when it is pulled low.

Output Enable (OE : PJ₃)

When a logic low is applied to the \overline{OE} pin, the HD63705Z0 MCU outputs data on the master MCU data bus lines.

• Write Enable (WE : PJ₄)

When a logic low is applied to the \overline{WE} pin, the master MCU writes data to the HD63705Z0 MCU via data bus lines.

PROM Programming Mode Pins

The following pins are used in the **PROM** programming mode (Mode 4).

Chip Enable (CE : PA₀)

When a logic low is applied to the \overline{CE} pin, the HD63705Z0 PROM is enabled to be programmed and verified. A high level on this pin disallows PROM programming and verification.

Output Enable (OE: PA1)

This input pin controls the PROM data output. A low level on the \overrightarrow{OE} pin enables programmed PROM data to be output.

• Programming Voltage (V_{PP} : MP₂)

The PROM can be programmed while the programming



voltage is applied to this V_{PP} pin. The PROM address is input via NMI, Port F, Port H and Port J (EA₀ to EA₁₄). The programmed PROM data is output from Port C (EO₀ to EO₇). For details, see 'PROGRAMMING THE PROM'.

I/O Ports

The HD63705Z0 provides nine I/O ports: seven 8-bit ports, a 7-bit port and a 5-bit port.

• Port A (PA_0 to PA_6)

This is a 7-bit output only port. Of the seven output lines, three lines can be used also for other purposes.

Port A bit 0 (PA₀) can also be utilized as the output of PWM timer. It functions as \overline{CE} input pin in the PROM programming mode (Mode 4).

 PA_1 can also be used for $\overline{INT_1}$ input. It is configured as \overline{OE} input in the PROM programming mode (Mode 4).

 PA_2 can be also used for $\overline{INT_2}$ (STB) input.

Port B (PB₀ to PB₇)

This is an 8-bit I/O port. It can also be used as an input data latch port.

• Port C (PC₀ to PC₇)

This is an 8-bit I/O port. PC_0 to PC_2 can also be used as SCI I/O lines. PC_3 to PC_7 can also function as I/O pins of Timer 1, Timer 2 and Timer 3. In the PROM programming mode (Mode 4) Port C provides bidirectional PROM data lines (EO₀ to EO₇).

Port D (PD₀ to PD₇)

This is an 8-bit input only port. It can also provide A/D channel input lines (AN₀ to AN₇).

Port E (PE₀ to PE₇)

This is an 8-bit output only port. It is a high-current drive port which produces 10 mA as I_{OL} when $V_{OL} = 1.0V$. In the external extended modes (Mode 1 and Mode 5) Port E provides the eight low-order address bus output lines (ADR₀ to ADR₇).

• Port F (PF₀ to PF₇)

This is an 8-bit I/O port. In the external extended modes (Mode 1 and Mode 5) Port F provides the eight high-order address output lines (ADR₈ to ADR₁₅). In the slave MCU mode (Mode 6), PF₅ to PF₇ function as register select pins (RS₁ to RS₃). In the PROM programming mode (Mode 4). Port F provides PROM address input lines (EA₄, EA₇, EA₈, EA₁₀ to EA₁₄).

• Port G (PG_0 to PG_7)

This is an 8-bit I/O port. In the external extended modes (Mode 1 and Mode 5) Port G provides eight data lines (DATA₀ to DATA₇).

• Port H (PH₀ to PH₇) This is an 8-bit I/O port. In the slave MCU mode (Mode 6), Port H functions as 8-bit bidirectional data bus between the HD63705Z0 MCU and the master MCU (DBB₀ to DBB₇).

• Port J (PJ₀ to PJ₄)

This is a 5-bit I/O port. In the master MCU external extended modes (Mode 1 and Mode 5), PJ_3 and PJ_4 function as E and R/\overline{W} outputs respectively. In the slave MCU mode (Mode 6), PJ_0 , PJ_1 , PJ_2 , PJ_3 and PJ_4 are used as \overline{CS} input, RS_0 input, \overline{RDY} output, \overline{OE} input and \overline{WE} input respectively. In the PROM programming mode (Mode 4), Port J provides PROM address input lines (EA₀ to EA₃, EA₆).

For detailed information about these ports, see 'I/O PORT'.

MODE SELECTION

The HD63705ZO is capable of operating in five modes; four MCU modes and a PROM mode. The following is a description of individual modes.

MCU Modes

Mode 1 (Master MCU External Extended Mode)

In this mode Port G provides data lines, Port E provides the eight low-order address bus lines, and Port F provides the eight high-order address bus lines. The HD63705Z0 provides direct interface with the HMCS6800 via these lines. To control the interface, R/\overline{W} and E signals are output from PJ_4 and PJ_3 respectively. In this mode, the internal PROM is enabled which allows the MCU to address up to 56k bytes external memory space.

Mode 2 (Master MCU Single Chip Mode)

In this mode all of the nine ports can be used.

Mode 5 (Master MCU External Extended Mode)

This mode is, like Mode 1, an external extended mode. In this mode, however, the internal PROM is disabled which allows the MCU to address up to 65k byte external memory space.

Mode 6 (Slave MCU Single Chip Mode)

In this mode the HD63705Z0 functions as an intelligent peripheral interface adapter LSI. The device provides a parallel communication interface with the master MCU via Port H. Port F and Port J are used to select a parallel communication register and control the parallel communication. The internal PROM is enabled which disallows the MCU to address external memory space. This mode provides 52 available port lines (all lines of Port A, B, C, D, E, G and PF₀ to PF₄).

PROM Programming Mode (Mode 4)

This mode allows the PROM to be programmed. For details see 'PROGRAMMING THE PROM'.

Table 6 and Fig. 12 shows MCU port condition in each mode and memory map in each mode respectively.



PIN FUNCTION SUMMARY

The condition of the pins depends on the operating mode.

For detail, see 'FUNCTIONAL PIN DESCRIPTION'.

Table 1 Pin Function Summary

No.	Mode 1, 5	Mode 2	Mode 6	Mode 4
1	Port B ₆ (I/O)	+	÷	
2	Port B ₇ (I/O)	~	~	
3	RES	~	← ·	
4	XTAL	~	÷	
5	EXTAL	←	÷	
6	MP ₁ (I)	~	+	~
7	MP ₀ (1)	~	<-	*
8	NMI	~-	+	EA, (I)
9	STBY	÷	÷	+
10	V _{cc}	÷	÷	÷
11	Port C ₇ (I/O)/Tin ₁	÷-		EO7 (I/O)
12	Port C ₆ (I/O)Tout ₁	~	÷	EO ₆ (I/O)
13	Port C ₅ (I/O)/Tin ₂	~	+	EO ₅ (I/O)
14	Port C ₄ (I/O)/Tout ₂	÷	÷	EO4 (1/O)
15	Port C ₃ (I/O)/Tout ₃	÷	÷	EO ₃ (I/O)
16	Port C ₂ (I/O)/SCLK	÷	÷	EO ₂ (I/O)
17	Port C ₁ (I/O)/Rx		÷	EO ₁ (I/O)
18	Port C ₀ (I/O)/Tx	~	÷	EO ₀ (I/O)
19	Port A ₀ (O)/PWMout	←	÷	CE (I)
20	Port A ₁ (O)/ $\overline{INT_1}$	÷	÷	OE (I)
21	Port A ₂ (O)/INT ₂ (STB)	~	÷	·
22	Port A ₃ (O)	÷	<i>←</i>	
23	Port A ₄ (O)	+	←	
24	Port A ₅ (O)	~	←	
25	Port A ₆ (O)	←	<i>←</i>	
26	AV _{CC}	←	←	
27	Port D ₀ (I)/AN ₀	←	←	
28	Port D_1 (I)/AN ₁	+	<i>←</i>	
29	Port D ₂ (I)/AN ₂	←	~	
30	Port D ₃ (I)/AN ₃	←	+	
31	Port D ₄ (I)/AN ₄	←	+	
32	Port D ₅ (I)/AN ₅	<u>←</u>	~	
33	Port D_6 (I)/AN ₆	~	+	· · · · · · · · · · · · · · · · · · ·
34	Port D ₇ (I)/AN ₇	<u>←</u> `	+	
35	AV _{SS}	÷	+	
36	Port H _o (I/O)	÷	DBB ₀ (I/O)	1788
37	Port H ₁ (I/O)	÷	DBB ₁ (I/O)	
38	Port H ₂ (I/O)	÷	DBB ₂ (I/O)	
39	Port H ₃ (I/O)	÷	DBB ₃ (I/O)	······································
40	Port H ₄ (I/O)	~	DBB ₄ (I/O)	

(To be continued)



No.	Mode 1, 5	Mode 2	Mode 6	Mode 4
41	Port H ₅ (I/O)	÷	DBB ₅ (I/O)	
42	Port H ₆ (I/O)	÷	DBB ₆ (I/O)	······································
43	Port H ₇ (I/O)	÷	DBB ₇ (I/O)	EA ₅ (I)
44	R/W (O)	Port J ₄ (I/O)	WE (I)	EA ₆ (I)
45	E (O)	Port J ₃ (1/O)	ŌĒ (I)	EA ₀ (I)
46	Port J ₂ (I/O)	÷	RDY (O)	EA ₁ (I)
47	Port J ₁ (I/O)	÷	RS ₀ (I)	EA_2 (I)
48	Port J ₀ (1/O)	÷	<u>CS</u> (I)	EA3 (I)
49	ADR ₁₅ (O)	Port F_7 (I/O)	RS ₃ (I)	EA4 (I)
50	ADR ₁₄ (O)	Port F ₆ (I/O)	RS ₂ (I)	EA ₁₄ (I)
51	ADR ₁₃ (O)	Port F ₅ (I/O)	RS ₁ (I)	EA ₁₃ (I)
52	ADR ₁₂ (O)	Port F ₄ (I/O)	Port F ₄ (I/O)	EA ₁₂ (I)
53	ADR ₁₁ (O)	Port F ₃ (I/O)	Port F ₃ (I/O)	EA ₁₁ (I)
54	ADR ₁₀ (O)	Port F ₂ (I/O)	Port F ₂ (1/O)	EA10 (I)
55	ADR ₉ (O)	Port F_1 (I/O)	Port F_1 (I/O)	EA ₇ (I)
56	ADR ₈ (O)	Port F ₀ (I/O)	Port F_0 (I/O)	EA ₈ (I)
57	MP ₂	÷	÷	VPP
58	V _{SS}	←	+	~
59	ADR ₇ (O)	Port E ₇ (O)	Port E ₇ (O)	
60	ADR ₆ (O)	Port E ₆ (O)	Port E ₆ (O)	
61	ADR ₅ (0)	Port E_5 (O)	Port E ₅ (O)	
62	ADR4 (0)	Port E ₄ (O)	Port E ₄ (O)	
63	ADR ₃ (O)	Port E_3 (O)	Port E ₃ (O)	
64	ADR_2 (O)	Port E ₂ (O)	Port E ₂ (O)	
65	ADR1 (0)	Port E ₁ (O)	Port E ₁ (O)	
66	ADR_0 (O)	Port E_0 (O)	Port E ₀ (O)	
67	DATA ₀ (I/O)	Port G ₀ (I/O)	Port G ₀ (I/O)	
68	DATA ₁ (I/O)	Port G ₁ (I/O)	Port G ₁ (I/O)	
69	DATA ₂ (I/O)	Port G ₂ (I/O)	Port G ₂ (I/O)	
70	DATA ₃ (1/0)	Port G ₃ (I/O)	Port G ₃ (I/O)	
71	DATA ₄ (I/O)	Port G ₄ (I/O)	Port G ₄ (1/O)	
72	DATA ₅ (I/O)	Port G ₅ (I/O)	Port G ₅ (I/O)	
73	DATA ₆ (I/O)	Port G ₆ (I/O)	Port G ₆ (I/O)	
74	DATA ₇ (I/O)	Port G ₇ (I/O)	Port G_7 (I/O)	······
75	Port B ₀ (I/O)	←	~	
76	Port B ₁ (I/O)	←	+	
77	Port B ₂ (I/O)	<u></u> ←	÷	
78	Port B ₃ (I/O)	←	<u> </u>	
79	Port B ₄ (I/O)	<u>←</u>	÷	·····
80	Port B ₅ (I/O)	~	÷	

(to be continued)



Pin No.	Main	Sub	Pin No.	Main	Sub
1	Port B ₆ (I/O)		41	Port H ₅ (I)	
2	Port B_7 (I/O)		42	Port H ₆ (I)	
3	RES		43	Port H_7 (I)	
4	XTAL		44	R/W (O)	
5	EXTAL		45	E (O)	
6	MP1 ('L')		46	Port J_2 (I/O)	
7	MP ₀ ('H')		47	Port J ₁ (I/O)	
8	NMI		48	Port J ₀ (I/O)	
9	STBY		49	ADR ₁₅ (O)	
10	V _{CC}		50	ADR ₁₄ (O)	
11	Port C_7 (I/O)	Tin1 (I)	51	ADR ₁₃ (O)	
12	Port C_6 (I/O)	Touti (O)	52	ADR ₁₂ (O)	
13	Port C ₅ (I/O)	Tin ₂ (1)	53	ADR ₁₁ (O)	
14	Port C ₄ (1/O)	Tout ₂ (O)	54	ADR ₁₀ (O)	
15	Port C_3 (I/O)	Touts (O)	55	ADR, (O)	
16	Port C_2 (I/O)	SCLK (I/O)	56	ADR ₈ (O)	
17	Port C_1 (I/O)	Rx (I)	57	MP ₂ ('L/H')	
18	Port C_0 (I/O)	Tx (O)	58	V _{SS}	
19	Port A_0 (O)	PWMout (O)	59	ADR ₇ (O)	
20	Port A ₁ (O)	$\overline{INT_1}$ (I)	60	ADR ₆ (O)	
21	Port A ₂ (O)	$\overline{INT_2}$ (STB) (1)	61	ADR ₅ (O)	
22	Port A_3 (O)		62	ADR4 (0)	
23	Port A ₄ (O)		63	ADR ₃ (O)	
24	Port A_5 (O)		64	ADR ₂ (O)	
25	Port A_6 (O)		65	ADR ₁ (O)	
26	AV _{CC}		66	ADR_0 (O)	
27	Port D_0 (I)	AN ₀ (I)	67	DATA ₀ (I/O)	
28	Port D ₁ (I)	AN ₁ (I)	68	DATA ₁ (I/O)	
29	Port D_2 (I)	AN ₂ (I)	69	DATA ₂ (I/O)	
30	Port D ₃ (I)	AN ₃ (I)	70	DATA ₃ (I/O)	
31	Port D ₄ (I)	AN ₄ (I)	71	DATA4 (1/O)	
32	Port D ₅ (I)	AN ₅ (I)	72	DATA _s (I/O)	
33	Port D_6 (I)	AN ₆ (I)	73	DATA ₆ (I/O)	
34	Port D_7 (I)	AN ₇ (I)	74	DATA ₇ (I/O)	1
35	AV _{SS}		75	Port B ₀ (I/O)	
36	Port H_0 (I/O)		76	Port B_1 (I/O)	
37	Port H ₁ (I/O)		77	Port B_2 (I/O)	
38	Port H_2 (I/O)		78	Port B_3 (I/O)	
39	Port H ₃ (I/O)		79	Port B ₄ (I/O)	
40	Port H ₄ (I/O)		80	Port B ₅ (I/O)	

Internal ROM is enabled in Mode 1. Internal ROM is disabled in Mode 5.

OHITACHI

Pin No.	Main	Sub	No.	Main	Sub
1	Port B ₆ (1/O)		41	Port H ₅ (I/O)	
2	Port B_7 (I/O)	}	42	Port H ₆ (I/O)	
3	RES		43	Port H ₇ (I/O)	
4	XTAL		44	Port J ₄ II/O)	
5	EXTAL		45	Port J ₃ (1/O)	
6	MP ₁ ('H')		46	Port J_2 (I/O)	
7	MP_0 ('L')		47	Port J_1 (I/O)	
8	NMI		48	Port J_0 (I/O)	
9	STBY		49	Port F_7 (I/O)	
10	V _{CC}		50	Port F ₆ (I/O)	
11	Port C ₇ (1/O)	Tini (I)	51	Port F_5 (I/O)	
12	Port C_6 (I/O)	Touti (O)	52	Port F ₄ (I/O)	
13	Port C ₅ (1/O)	Tin2 (1)	53	Port F_3 (I/O)	
14	Port C ₄ (I/O)	Tout ₂ (O)	54	Port F_2 (1/O)	
15	Port C ₃ (I/O)	Touts (O)	55	Port F_1 (I/O)	
16	Port C_2 (I/O)	SCLK (1/O)	56	Port F ₀ (I/O)	
17	Port C_1 (I/O)	Rx (I)	57	MP ₂ ('L')	
18	Port C_0 (I/O)	Tx (O)	58	V _{SS}	
19	Port A_0 (O)	PWMout (O)	59	Port E_7 (O)	
20	Port A ₁ (O)	$\overline{INT_1}$ (I)	60	Port E ₆ (O)	
21	Port A_2 (O)	$\overline{INT_2}$ (STB) (I)	61	Port E _{5.} (O)	
22	Port A_3 (O)		62	Port E ₄ (O)	
23	Port A ₄ (O)		63	Port E ₃ (O)	
24	Port A ₅ (O)		64	Port E_2 (O)	
25	Port A_6 (O)		65	Port E_1 (O)	
26	AV _{CC}		66	Port E_0 (O)	
27	Port D_0 (I)	AN_0 (I)	67	Port G_0 (I/O)	
28	Port D_1 (I)	AN ₁ (I)	68	Port G_1 (I/O)	
29	Port D_2 (I)	AN ₂ (1)	69	Port G_2 (1/O)	
30	Port D_3 (I)	AN ₃ (I)	70	Port G_3 (I/O)	
31	Port D ₄ (I)	AN4 (I)	71	Port G_4 (I/O)	
32	Port D ₅ (I)	AN ₅ (I)	72	Port G_5 (1/O)	
33	Port D ₆ (I)	AN ₆ (I)	73	Port G_6 (I/O)	
34	Port D_7 (I)	AN ₇ (I)	74	Port G_7 (I/O)	
35	AV _{SS}		75	Port B_0 (I/O)	
36	Port H_0 (1/O)		76	Port B ₁ (I/O)	
37	Port H ₁ (I/O)		77	Port B ₂ (I/O)	
38	Port H_2 (I/O)		78	Port B_3 (I/O)	
39	Port H ₃ (I/O)		79	Port B_4 (I/O)	
40	Port H ₄ (I/O)		80	Port B ₅ (I/O)	

Table 3 Pin Function in Master MCU Single Chip Mode (Mode 2)



This Material Copyrighted By Its Respective Manufacturer

Table 4	Pin	Function	in Slave	MCU Single	Chip	Mode (Mode 6)
---------	-----	----------	----------	-------------------	------	--------	---------

Pin No.	Main	Sub	Pin No.	Main	Sub
1	Port B ₆ (I/O)		41	DBB ₅ (I/O)	
2	Port B_7 (I/O)		42	DBB ₆ (1/O)	
3	RES		43	DBB7 (I/O)	
4	XTAL		44	WE (I)	
5	EXTAL		45	OE (I)	
6	MP1 ('H')		46	RDY (O)	
7	MP ₀ ('L')		47	RS ₀ (I)	
8	NMI		48	<u>CS</u> (I)	
9	STBY		49	RS ₃ (I)	
10	V _{CC}		50	RS ₂ (I)	
11	Port C_7 (I/O)	Tin1 (I)	51	RS ₁ (I)	
12	Port C ₆ (I/O)	Touti (O)	52	Port F_4 (I/O)	
13	Port C ₅ (I/O)	Tin2 (1)	53	Port F_3 (I/O)	
14	Port C ₄ (I/O)	Tout2 (O)	54	Port F_2 (I/O)	
15	Port C ₃ (I/O)	Touts (O)	55	Port F_1 (I/O)	
16	Port C ₂ (I/O)	SCLK (1/O)	56	Port F_0 (I/O)	
17	Port C_1 (I/O)	Rx (I)	57	MP ₂ ('H')	
18	Port C_0 (I/O)	Tx (O)	58	V _{SS}	
19	Port A_0 (O)	PWMout (O)	59	Port E_7 (O)	
20	Port A_1 (O)	$\overline{INT_1}$ (I)	60	Port E_6 (O)	
21	Port A_2 (O)	$\overline{\mathrm{INT}_2}$ (STB) (1)	61	Port E_5 (O)	
22	Port A_3 (O)		62	Port E ₄ (O)	
23	Port A ₄ (O)		63	Port E ₃ (O)	
24	Port A_5 (O)		64	Port E ₂ (O)	
25	Port A_6 (O)		65	Port E ₁ (O)	
26	AV _{CC}		66	Port E_0 (O)	
27	Port D_0 (I)	AN ₀ (I)	67	Port G_0 (I/O)	ſ
28	Port D_1 (I)	AN1 (I)	68	Port G_1 (I/O)	
29	Port D_2 (I)	AN ₂ (I)	69	Port G_2 (I/O)	
30	Port D_3 (I)	AN ₃ (I)	70	Port G_3 (I/O)	
31	Port D ₄ (I)	AN4 (I)	71	Port G ₄ (I/O)	
32	Port D_5 (I)	AN ₅ (1)	72	Port G ₅ (I/O)	
33	Port D_6 (I)	AN ₆ (I)	73	Port G ₆ (I/O)	
34	Port D_7 (I)	AN ₇ (I)	74	Port G ₇ (I/O)	
35	AV _{SS}		75	Port B_0 (I/O)	
36	DBB ₀ (I/O)		76	Port B ₁ (I/O)	
37	DBB ₁ (I/O)		77	Port B ₂ (I/O)	
38	DBB ₂ (I/O)		78	Port B ₃ (I/O)	
39	DBB ₃ (I/O)		79	Port B ₄ (I/O)	
40	DBB ₄ (I/O)		80	Port B ₅ (I/O)	



Pin No.	Main	Sub*	Pin No.	Main	Sub*
1	(Not Used)		41	(Not Used)	
2	(Not Used)		42	(Not Used)	
3	(Not Used)		43	EA₅	(5)
4	(Not Used)		44	EA ₆	(4)
5	(Not Used)		45	EA ₀	(10)
6	MP ₁ ('L')		46	EA ₁	(9)
7	MP ₀ ('L')		47	EA ₂	(8)
8	EA,	(24)	48	EA ₃	(7)
9	STBY ('L')		49	EA4	(6)
10	V _{CC}	(28)	50	EA ₁₄	(27)
11	EO7	(19)	51	EA ₁₃	(26)
12	EO6	(18)	52	EA ₁₂	(2)
13	EO₅	(17)	53	EA ₁₁	(23)
14	EO4	(16)	54	EA ₁₀	(21)
15	EO3	(15)	55	EA7	(3)
16	EO ₂	(13)	56	EA ₈	(25)
17	EO1	(12)	57	V _{PP} (MP ₂)	(1)
18	EOo	(11)	58	V _{SS}	(14)
19	CE	(20)	59	(Not Used)	
20	ŌĒ	(22)	60	(Not Used)	
21	(Not Used)		61	(Not Used)	
22	(Not Used)		62	(Not Used)	
23	(Not Used)		63	(Not Used)	
24	(Not Used)		64	(Not Used)	
25	(Not Used)		65	(Not Used) (Not Used)	
26	(Not Used)		66	(Not Used)	
27	(Not Used)		67	(Not Used)	
28	(Not Used)		68	(Not Used)	
29	(Not Used)		69	(Not Used)	
30	(Not Used)		70	(Not Used)	
31	(Not Used)		71	(Not Used)	
32	(Not Used)		72 73	(Not Used)	
33	(Not Used)		73	(Not Used)	
34	(Not Used)		74	(Not Used)	
35	(Not Used)		76	(Not Used)	
36	(Not Used) (Not Used)		77	(Not Used)	
37	(Not Used) (Not Used)		78	(Not Used)	
38			79	(Not Used)	
39	(Not Used) (Not Used)		80	(Not Used)	
40	(NOT Osed)				

Table 5 Pin Function in PROM Programming Mode (Mode 4)

*Number within parenthesis for Sub Function indicates pin number of the HN27C256.



This Material Copyrighted By Its Respective Manufacturer


Table 6 MCU Port Condition in Each Operating Mode

Address	\$0000~ \$FFFF	\$0000~ \$1FFF	\$0000~ \$1FFF	\$0000~ \$FFFF	\$0000~ \$1FFF
	\$0C	\$00 \$1F	\$0C \$1F	\$00 \$FF	\$00 \$1F
*2 *3 ROM RAM	_	-	1	-	-
*2 ROM	ш + -	-	۵.	ш	_
₽J₀~PJ,*	PJ ₅ ~PJ ₅ (I/O) PJ ₅ →E(<u>O)</u> PJ ₄ →R/ <u>W</u> (O)	0/1	EA3, EA3, EA1, EA0, EA6 (1)	PJ,∽PJ,… (I/O) PJ,→E (<u>O)</u> PJ,→R/₩ (O)	CS, RS,, OE, WE(1) RDY(0)
РН₀∼РН₁	0/1	0/1	PH₀~PH₄: Not Used PH;→EA₅(I)	0/1	DBB ₀ ~DBB, <u>CS</u> , RS ₆ , OE, (1/0) <u>RDV</u> ··· (1)
₽₲~₽₲	D₀~D,(1/0)	0/1	Not Used PH ₅ ~PH ₄ : Not Used Not Used PH→±64,(1)	D₀~D,(I/O)	0/1
₽₣₀∼₽₣₁	A ₆ ∼A ₁₅ (0)	0/1	EA., EA., EA., EA., EA., EA., EA., EA.()	A₅~A₁₅ (0)	PF₀~PF₄(I/O) RS₁~RS₃(I)
PE₀~PE,	A₀~A, (0)	0	Not Used	A₀~A, (0)	0)
PD.~PD,	_	←	Not Used	-	+
PC₀~PC,	0/1	←	Not Used EQ ₀ ~EQ,(I/0) Not Used	0/1	←
PB₀~PB,	0/1	←	Not Used	0/1	4
PA₀~PA₀	1/0…PA,, PA, 0…PA,,PA,∼PA¢	←	PA _o → <u>CE</u> (() PA _i → <u>PE</u> (() PA _i ~>PA _c Not Used	l/0…PA,, PA₂ 0…PA₀, PA₁~PA₅	4
WZ	- <u>ĵ</u>	- <u>î</u>	EA,		- <u>î</u>
STBY	- Ĵ		- 0	- <u>]</u>	- <u>î</u>
MP ₂ MP ₁ MP ₆ STBY	(0) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	(0) (1) (0) (-) (-)	-0	(1) (-)) - (-) - (1) - (1) - (1)
MP	- ô	- E	-0	- ô	- 2
	- <u>ô</u>	- <u>ê</u>	v - 1	- 2	- 3
Port	-	7	4	ъ	Q

HITACHI

(NOTE*)

PJ₃ (RDY) provides an N-MOS open drain output.
 I: Internal E: External P: Programming and verification.
 I: Internal RAM is programmable as either internal RAM or external RAM under software control.
 The RES input is not used to put the MCU into the Mode 4.
 MP₀, MP₁ are to be connected to V_{CC} or V_{SS} through registers.



ing on the operating modes. The memory maps in the individual

modes are shown in Fig. 12.

MEMORY MAP

The MCU can provide up to 65k byte address space depend-

Master MCU Single Master MCU External Chip Mode (Mode 2) Extended Mode (Mode 1) \$0000 \$0000 Internal Internal Register Register \$003F \$003F \$0040 \$0040 Internal Internal RAM* RAM* \$01BF \$01BF \$01C0 \$01C0 Internal Internal PROM PROM \$1FFF \$2000 \$1FFF External Memory Space \$FFFF Master MCU External Extended Mode (Mode 5) **PROM Programming** Mode (Mode 4) \$0000 Internal \$0000 Register EPROM \$003F Programmer \$0040 Internal Address RAM* Space \$01BF \$01C0 \$01BF \$01C0 External Internal Memory PROM \$1FFF Space \$2000 \$7FFF \$FFFF Slave MCU Single Chip Mode (Mode 6) \$0000 Internal Register \$003F *Internal RAM is enabled when RAME \$0040 Internal is set. If this bit is clear internal RAM RAM* is disabled. \$01BF \$01C0 Internal PROM \$1FFF

Fig. 12 HD63705Z0 Memory Maps



This Material Copyrighted By Its Respective Manufacturer

INTERNAL REGISTERS




Fig. 13 HD63705Z0 Internal Register Map



	A 44		R/W ^{*1} /Initial Value after Reset						
Register	Address	7	6	5	4	3	2	1	0
	\$00	NU			R/				
Port A Data Register	\$00	1		U		mined			
Deut D. Dete Begister	\$01				R/W				
Port B Data Register		\$00							
Port C Data Register	\$02	R/W							
		\$00 R							
Port D Data Register	\$03					mined			
		<u> </u>			R/V				
Port E Data Register	\$04	L		L		mined			
		+			R/\	N			
Port F Data Register	\$05				\$0	0			
	¢06				R/\	N			
Port G Data Register	\$06				\$0				
	\$07				R/\				
Port H Data Register					\$0		D /W		
Port J Data Register	\$08		lot use	d 1	0	0	R/W	0	0
		1	1		w		<u> </u>		
Port B Data Direction Register	\$09	\$00							
					W	1			
Port C Data Direction Register	\$0A				\$0	0			
		-			V	/			
Port F Data Direction Register	\$0B				\$0	0			
D. 4.0. Data Direction Pogister	\$0C				V				
Port G Data Direction Register					\$0				
Port H Data Direction Register	\$OD				V \$(
			Not Us		4		W		
Port J Data Direction Register	\$0E	1	1	1	0	0	0	0	0
		- <u>-</u>	1		L	/w	L		
Port A Control and Status Register	\$OF				\$	00			
		R	W*2	R/W	R/W	R/W	R/W	R/W	R/\
A/D Control and Status Register	\$10	0	0	0	0	0	0	0	0
A /D. Bequit Permitter	\$11				_	R			
A/D Result Register						mined		0/14/	R/
PWM Control and Status Register	\$12	R/W			Not us		1	R/W O	0
I THE CONTOL AND CLARGE HEBICIES		0	1	1	1	1	1		

Table 7 Internal Register Summary

*1 R: read-only W: write-only R/W: read/write NU: Not Used *2 Only a 1 can be written to this bit.

(Continued)



Register	Address	R/W ^{*1} /Initial Value after Reset							
	Address	7	6	5	4	3	2	1	0
PWM Data Register (High Byte)	\$13					N			
	+	ļ			undete		4		
PWM Data Register (Low Byte)	\$14					N			
		<u> </u>		· · · ·	undete	r	· · · · ·	T =	
Timer Control and Status Register 1	\$15	R R R/W R/W						R/W 0	
Free Running Counter (High Byte)	\$16				R/	W.			
	410				\$(00	_		
Free Running Counter (Low Byte)	\$17				R/	W.			
	+ -·				\$(00			
Output Compare Register(High Byte)	\$18					W.			
						FF			
Output Compare Register(Low Byte)	\$19					'W			
					i	F			
Input Capture Register (High Byte)	\$1A	R \$00							
		800 R							
Input Capture Register (Low Byte)	\$1B				r		· · · ·		
	\$1C	R*2	R/W	N	1U */	R/W	R/W	R/W	R/W
Timer Control and Status Register 2		0	0	1	1	0	0	0	0
					I	W			
Timer 2 Up Counter (High Byte)	\$1D				\$0	0			
Timer 2 Up Counter/Low Bute)	¢1 F				R/	W			
Timer 2 Up Counter (Low Byte)	\$1E				\$0	0			
Timer 2 Time Constant Register (High Byte)	\$1F				٧	V			
	Ψ11				\$F	FF			
Timer 2 Time Constant Register(Low Byte)	\$20				٧	/			
			,		\$F	F			_
Timer Control and Status Register 3	\$21	R*2	R/W		U	R/W	R/W	N	U
		0	0	1	1	0	0	1	1
Timer 3 Up Counter (High Byte)	\$22	<u> </u>			R/				
	· ······	\$00 R/W							
Timer 3 Up Counter (Low Byte)	\$23	-			\$C				
							·		
Timer 3 Time Constant Register (High Byte)	\$24				\$F				
Timer 3 Time Constant Register(Low Byte)	\$25			· · · · · · · · · · · · · · · · · · ·	\$F				

*1 R: read-only W: write-only R/W: read/write NU: Not Used *2 A 0 can also be written to this bit.

(Continued)



Popietor	Address	R/W ^{*1} /Initial Value after Reset								
Register	Aug. 633	7	6	5	4	3	2	1	0	
	#06	N	1U	R/W	R/W	R/W	R/W	R/W	R/W	
SCI Rate and Mode Control Register	\$26	1	1	0	0	0	0	0	0	
Transmit/Receive Control and Status Register	¢07	R	R	R	R/W	R/W	R/W	R/W	R/W	
1	\$27	0	0	1	0	0	0	0	0	
Transmit/Receive Control and Status Register	\$28	R	R	R	R	NU	R/W	R/W	R/V	
2	φ20	0	0	1	0	1	0	0	0	
SCI Transmit Data Register	\$29				١	N				
	ψ2.5	ļ			undete	rmined	4			
SCI Receive Data Register	\$2A					R				
Sol Necelve Data Negister	~		·	T · · · · -	- ·	00				
PCI Control and Status Register	\$2B	R	R/W		R/W		R/W	R	R	
		0	0	0	0	0	0	0	0	
PCI Data Register 0	\$2C	R/W								
	+				undete		d			
PCI Data Register 1	\$2D	R/W								
					undete		d			
PCI Data Register 2	\$2E	R/W								
		undetermined R/W								
PCI Data Register 3	\$2F	R/W undetermined								
							a			
PCI Data Register 4	\$30					/W	d			
		undetermined R/W								
PCI Data Register 5	\$31						ч			
		undetermined R/W								
PCI Data Register 6	\$32	 			undete		d			
						/W	<u> </u>			
PCI Data Register 7	\$33				undete		d			
		1				/w				
PCI Data Register 8	\$34			·	undet		d			
						/w				
PCI Data Register 9	\$35	undetermined								
		+				/W				
PCI Data Register 10	\$36	undetermined								
		1				/W				
PCI Data Register 11	\$37	undetermined								
		1				/W				
PCI Data Register 12	\$38				undet	ermine	d			

*1 R: read-only W: write-only R/W: read/write NU: Not Used

(Continued)



Register	Address	R/W ^{*1} /Initial Value after Reset								
negister		7	6	5	4	3	2	1	0	
PCI Data Register 13	\$39				R,	/w				
	405				undete	rmined				
PCI Data Register 14	\$3A				R,	/W				
	φom	undetermined								
Missellansous Pagistor	\$3B	R/W	R/W	W	R/W	R/W	R	R	R	
Miscellaneous Register		0	0	0	1	*2		*3		
Interrupt Control Register	630	R/W								
Interrupt Control Register	\$3C	\$FF								
Direct Bago Bogistor	\$3D	R/W								
Direct Page Register	\$50	\$00								
Not Used	¢25	Not used								
Not Used	\$3E	undetermined								
Not Used	\$3F				Not	used				
	фог		undetermined							

*1 R: read-only W: write-only R/W: read/write


*2 This bit is cleared only at power-on reset. While V_{CC} is supplied, it is not cleared.

*3 Depends on the operating mode.

CPU REGISTERS

The CPU has six registers available to the programmer. They

are shown in Fig. 14.



24

🕲 HITACHI

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of the arithmetic operations or of data manipulation.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode.

It contains an 8-bit value which is added to the offset to create an effective address.

The index register can be used for data manipulations with read-modify-write instructions.


It can be used as a temporary storage area when not performing addressing operations.

• Program Counter (PC)

The program counter is a 16-bit register which contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 16-bit register containing the address of the next free location of the stack. Initially, the stack pointer is set to location \$017F. It is decremented as a data is pushed on to the stack and incremented as data is then poped out of the stack. Memory locations \$0101 to \$017F (127 bytes) can be used for stack.



During an MCU reset or a reset stack pointer (RSP) instruction, the pointer is set to location \$017F. Subroutines and interrupts may be nested down to \$0101, which allows programmers to use up to 42 levels of subroutine calls and 21 levels of interrupt responses.

• Direct Page Register (DPR)

This is an 8-bit register which holds 8 high-order bits of the address. When the CPU executes a direct addressing instruction except for register/memory instructions, the contents of this register is output to the high-order address bus and the operand of the instruction appears in the 8 low-order bits of the address.

All bits in the DPR is cleared on reset, which makes a direct addressing instruction reference to page zero. Write a different data into the DPR to change the page. The DPR is contained in the CPU and also in the memory space, which makes it possible to read and write the contents with load/store instructions. Refer to "DIRECT PAGE REGISTER" for more informa-

tion.

• Condition Code Register (CCR)

The condition code register is a 5-bit register indicating the results of the instruction just executed. These bits can be individually tested by conditional branch instructions. Each bit is described in the following paragraphs.

Half Carry (H)

When set, this bit indicates that a carry occurred between bit 3 and 4 during an arithmetic operation (ADD, ADC).

Interrupt (I)

Setting this bit masks all interrupts except for \overline{NMI} and software ones. If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit (I) is cleared. (More precisely, the interrupt enters the servicing routine after the instruction next to the CLI is executed.)

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative. (Bit 7 in the result is a logical "1".)

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.


Carry/Borrow (C)

When set, this bit indicates that a carry or borrow occurred during the last arithmetic operation. This bit is also affected by bit test and branch instructions, shifts and rotates.

Interrupt Stacking Order

Fig. 15 shows interrupt stacking order. During the processing of the interrupt, the register contents are pushed onto the stack in the order shown in Fig. 15, decrementing the stack pointer. The low order byte (PCL) of the program counter is stacked first and then the high order byte (PCH) of the program counter, the direct page register (DPR), the index register (X), the accumulator (A) and the condition code register (CCR) are stacked in that order. For subroutine calls, the contents of the program counter (PCH, PCL) and the direct page register (DPR) are pushed onto the stack.





I/O Port

The HD63705Z0 provides nine ports: seven 8-bit ports (an input port, an output port and five I/O ports), a 7-bit output

port (including two interrupt inputs) and a 5-bit I/O port. Table 8 lists the addresses of ports, data direction registers and control and status registers.

Port	Port Address	Port Address Data Direction Control and Register Status Register		١/٥
A	\$0000		\$000F,\$0012 \$003C	O (Including two interrupt inputs)
В	\$0001	\$0009	\$000F	1/0
С	\$0002	\$000A	\$0015,\$001C,\$0021, \$0026,\$003B,\$003C	I/O
D	\$0003		\$0010, \$ 003C	1
E	\$0004			O (High current output)
F	\$0005	\$000B		1/0
G	\$0006	\$000C		I/O
н	\$0007	\$000D		1/0
L	\$0008	\$000E		1/0

Port A (PA₀ – PA₆)

Port A provides seven output lines. During reset this port is

in a high impedance state. Each output line can drive one TTL load and 90 pF.

Port A Data Register (\$0000)

7	6	5	4	3	2	1	0
_	PA6	PA₅	PA₄	PA₃	PA₂	PA1	PA₀
	DATA						

Port A bit 0 (PA₀)

In the MCU modes (Modes 1, 2, 5 and 6) PA_0 can also be used as the output of the PWM timer depending on the bit 7

in the PWM Control and Status Register. When this bit is cleared, PA_0 is used as an data output line. If set, it is used for the PWM timer output.








Fig. 16 PA₀ Block Diagram

During reset PA_0 is placed in a high impedance state. If the CPU writes Port A, PA_0 is released from the high impedance state and outputs the written data. Then PA_0 will continue to function as an output line until reset.

In the PROM programming mode (Mode 4), PA_0 is used as the input of chip enable (\overline{CE}) signal which controls the **PROM** Logic low on this pin enables the **PROM**.







Fig. 17 PA1 Block Diagram

In the MCU modes (Mode 1, 2, 5 and 6) PA_1 is configured as either as an output line or as the input of INT_1 depending on bit 1 in the Port A Control and Status Register (\$000F).



Port A Control and Status Register (\$000F)



If the bit 1 is cleared, PA_1 is used as an output line; if set, it is used as the input of the $\overline{INT_1}$. When PA_1 functions as the $\overline{INT_1}$ input, the state of the bit 0 determines whether the interrupt is a level-sensitive trigger input or an edge-sensitive trigger input. If the bit is set, the interrupt is detected on the V_{IL} level of the input signal; if cleared, it is detected on the negative edge of the input signal.

The bit 4 of the Port A Control and Status Register is the $\overline{INT_1}$ interrupt enable bit. When this bit is set, $\overline{INT_1}$ is enabled. The $\overline{INT_1}$ is defined in detail in 'INTERRUPT'.

- Bit 0: $(\overline{INT_1} \text{ LEVEL}/\text{EDGE SELECT})$
- 0: Edge sensitive triggering ← At Reset
 - 1: Level sensitive triggering

Bit 1: $(PA1/\overline{INT_1} SELECT)$



- 1: $\overline{INT_1}$
- Bit 4: ($\overline{INT_1}$ ENABLE)
 - 0: $\overline{INT_1}$ disabled \leftarrow At Reset
 - 1: $\overline{INT_1}$ enabled

During reset PA_1 is placed in a high impedance state. If the CPU writes Port A, PA_1 is released from the high impedance state and outputs the written data. Then PA_1 will continue to function as an output line until reset.

In the PROM programming mode (Mode 4), PA_1 is used as the input of output enable (\overline{OE}) signal which controls the PROM. Logic low on this pin enables the PROM.





Fig. 18 PA₂ Block Diagram

In the MCU modes (Mode 1, 2, 5 and 6) PA_2 is configured as either as an output line or as the input of $\overline{INT_2}$ (STB) depending on bit 2 in the Port A Control and Status Register (\$000F).

Port A Control and Status Register (\$000F)

🕲 HITACHI



If the bit 2 is cleared, PA_2 is used as an output line; if set, it is used as the input of the $\overline{INT_2}$ (STB).

The bit 5 in the Port A Control and Status Register is the

 $\overline{INT_2}$ (\overline{STB}) interrupt enable bit. When this bit is set, $\overline{INT_2}$ (\overline{STB}) is enabled. The $\overline{INT_2}$ and the \overline{STB} are defined in detail in 'INTERRUPT' and 'Port B, respectively. During reset

 PA_2 is placed in a high impedance state. Like PA_1 it is released from the high impedance state and configured as an output line by a CPU write to Port A.

In the PROM programming mode (Mode 4), PA_2 is in a high impedance state.

Port A Bit 3 - Port A Bit 6 (PA₃ to PA₆)

 PA_3 to PA_6 are used as data output lines. These port pins are put in a high impedance state during reset. If the CPU writes Port A, they are released from the high impedance state and outputs the written data. Then they will continue to function as output lines until reset.




Fig. 19 PA₃ to PA₆ Block Diagram

Port B (mode independent port)

Port B is an 8-bit I/O port. Each pin on the port is individually configured as an input or an output as defined by the Port B Data Direction Register (\$0009). Each pin is programmed as an input when the corresponding Port B Data Direction Register bit is cleared to a logic 0 and as an output when it is set to a logic 1. On reset the Port B Data Direction Register is initialized to a logic 0, placing the Port B in the input mode.

Port B can also be used as an input data latch, depending on bit 3 in the Port A Control and Status Register. After reset all bits of the Port A Control and Status Register are initialized to logic 0's. If the bit 3 is set to a logic 1, data is latched into Port B on a $\overline{INT_2}$ (STB) negative edge. At this point, if the bit 5 of the Port A Control and Status Register has been set, an interrupt occurs on the $\overline{INT_2}$ (STB) negative edge, setting the bit 7 in the Port A Control and Status Register. If the bit 3 in the Port A Control and Status Register is cleared, this port is configured as a normal input port.

The Port B Data Register is cleared during reset. Each pin on Port B can drive a TTL load and 90 pF.


7	6	5	4	3	2	1	0
PB7	PB₀	PB₅	PB₄	PB₃	PB₂	PB1	PB₀
DDR							

Port B Data Direction Register (\$0009) (Write only. Cleared to \$00 during reset)

Port B Data Register (\$0001) (R/W. Cleared to \$00 during reset)

PB7	PB6	PB₅	PB₄	PB₃	PB ₂	PB1	PB ₀	
-----	-----	-----	-----	-----	-----------------	-----	-----------------	--

Port A Control and Status Register (\$000F) (R/W. Cleared to \$00 during reset)



🕲 HITACHI




Fig. 20 Port B Block Diagram

• Port C (PC₀ to PC₇)

This is an 8-bit I/O pin. In the MCU modes (Modes 1, 2, 5 and 6) all pins on Port C are programmable as either inputs or outputs under software control of the Port C Data Direction Register (\$000A). Each pin is programmable as an output when the corresponding Port C Data Direction Register bit is set, and as an input when it is cleared. During reset the Port C Data Direction Register is cleared, configuring Port C as an input port.

Port C is shared with SCI, Timer 1, Timer 2 and Timer 3. When each pin on Port C functions as an I/O pin for the SCI, Timer 1, Timer 2 or Timer 3, it is programmed as an input or an output depending on its function. When the pins revert from I/O pins of the timers or the SCI to data I/O lines, the direction of the pins remains unchanged.

In the PROM programming mode (Mode 4) Port C provides PROM data bus lines (EO₀ to EO₇). In this mode, each line is configured as either an input or output depending on \overline{CE} and \overline{OE} signals, regardless of the Port C Data Direction Register. For details, see 'PROGRAMMING THE PROM'.

Port C Data Register is cleared during reset.

Each output line on Port C can drive one TTL load and 90 pF.

Port C Data Direction Register (\$000A)

(Write-only. Cleared to \$00 during reset)

7	6	5	4	3	2	1	0
PC7	PC₀	PC₅	PC₄	PC₃	PC₂	PC1	PC₀
DDR							

Port C Data Register (\$0002)

(R/W. Cleared to \$00 during reset)

PC ₇	PC ₆	PC₅	PC4	PC ₃	PC ₂	PC1	PC₀	
PC7	PC6	F05	P 04	F03	102	101	100	



PC_0 (Tx)/EO_0, PC_3 (Tout_3)/EO_3, PC_4 (Tout_2)/EO_4, PC_6 (Tout_1)/EO_6

In the MCU modes (Modes 1, 2, 5 and 6) these port pins can also be the SCI transmitter output, Timer 1 output, Timer 2 output and Timer 3 output, respectively. The SCI and timers have individual register bits to enable their outputs. If one of the bits is set, the corresponding port pin will be forced to an output of the SCI or timers. The configuration of PC_6 depends on the state of the bit 6 in the Miscellaneous Register (\$003B). If this bit is cleared, PC_6 is used as an I/O line; if set, it is used as the Timer 1 output (Tout1). The bit 6 is cleared at reset.

If a pin reverts from the output of the SCI or timers to an data I/O line, the direction of the pin will be an output.

In the PROM programming mode (Mode 4), Port C functions as PROM data bus (EOn).




Fig. 21 PC₀, PC₃, PC₄ and PC₆ Block Diagram

PC1 (Rx)/EO1, PC5 (Tin2)/EO5, PC7 (Tin1)/EO7

In the MCU modes (Modes 1, 2, 5 and 6) these port pins can also be the SCI receiver input, Timer 1 input and Timer 2 input, respectively. The SCI and timers have individual register bits to enable their inputs. If one of the bits is set, the corresponding port pin will be forced to an input of the SCI or timers.


The configuration of PC₇ depends on the state of the bit 7 in the Miscellaneous Register (003B). If this bit is cleared, PC₇ is

used as an I/O line; if set, it is used as the Timer 1 input (Tout1). The bit 7 is cleared at reset.

If one of PC_1 , PC_5 and PC_7 reverts from the input of the SCI or timers to an data I/O line, the direction of the pin will be an input.

In the PROM programming mode (Mode 4), Port C functions as PROM data bus (EOn).







PC₂ (SCLK)/EO₂

In the MCU modes (Modes 1, 2, 5 and 6) PC_2 can also be used as the SCI clock I/O pin. PC_2 is configured as either the external clock input or internal clock output depending on the Rate and Mode Control Register. When the SCI clock is not input or output via PC_2 , this pin can be used as a data I/O line. Setting the Data Direction Register bit for PC_2 programs PC_2 as an output and clearing it programs the pin as input.

When PC_2 reverts from the SCI clock I/O pin to an I/O line, the direction of the pin remains unchanged.

7	6	5	4	3	2	1	0	
_	-	SS2	CC2	CC1	CCO	SS1	SSO	

Rate and Mode Control Register (\$0026) (The bits 0 to 5 are cleared during reset)

In the PROM programming mode (Mode 4) PC_2 is used as an PROM data bus line (EO₂).

* During reset the SCI is placed in the synchronous mode where an external clock is input to the SCI. PC₂ is forced to an input line to accept the external clock. PC_2 can be used as an output line by writing the CC1 : CC0 to 01 then setting the Data Direction Register bit for PC_2 .






Fig. 23 PC₂ Block Diagram

• Port D (PD_0 to PD_7)

This is an 8-bit input only port. Port D pins can be also used as A/D converter inputs (AN_0 to AN_7): A CPU read of Port D (at \$0003) will latch input data on the port pins into the CPU. When Port D provides A/D converter inputs (AN₀ to AN₇), the states of bits 2 to 4 (CH₀ to CH₂) in the A/D Control and Status Register selects one of the eight inputs. For detail, see 'A/D CONVERTER'.

	(Read only)						
7	6	5	4	3	2	1	0
PD7 DATA	PD6 DATA	PD₅ DATA	PD₄ DATA	PD₃ DATA	PD₂ DATA	PD1 DATA	PDo DATA

A/D Control and Status Register (\$000F) (Cleared to \$00 during reset)

7	6	5	4	3	2	1	0	
ADEF	ADS	EADEI	CH₂	CH1	CH₀	ACS1	ACS0	






Fig. 24 Port D Block Diagram

Port E (PE₀ to PE₇)

This is an 8-bit output only port. It is a high-current drive output, producing 10 mA as I_{OL} when $V_{OL} = 1.0V$.

In the single-chip modes (Mode 2, Mode 6) the MCU reset places this port into a high impedance state. A CPU write to Port E causes the port to leave a high impedance state and the port outputs the written data. Then Port E continues to function as an output until reset. Port E can also read the Port E Data Register to execute bit manipulation instructions.

In the extended modes (Mode 1 and Mode 5) Port E provides the eight low-order address bus lines $(A_0 \text{ to } A_7)$.

Each output line on Port E can drive one TTL load and 90 pF.

Port E Data Register (\$0004)

(R/W. Undetermined during reset)

7	6	5	4	3	2	1	0
PE7	PE6	PE₅	PE₄	PE₃	PE₂	PE1	PE₀
DATA							






Fig. 25 Port E Block Diagram

Port F (PF₀ to PF₇)

Port F is an 8-bit I/O port. When a pin on Port F provides a data I/O line, it is configured as either an input or an output depending on the Port F Data Direction Register. It is programmed as an input when the corresponding Data Direction

Register bit is cleared to a logic 0, and as an output when it is set to a logic 1. The MCU reset clears all the bits of Port F Data Direction Register, causing the Port F to be an input port.

Each output line on Port F can drive one TTL load and 90 pF.

Port F Data Direction Register (\$000B) (Write only. Cleared to \$00 during reset)

гι	Jata Dire	CLION NE	igister (#	(write only. Cleared to \$00 due							
	7	6	5	4	3	2	1	0			
	PF7 DDR	PF₀ DDR	PF₅ DDR	PF₄ DDR	PF₃ DDR	PF₂ DDR	PF1 DDR	PF₀ DDR			
Port F Data Register (\$0005) (R/W. Cleared to \$00 during reset											
	PF ₇	PF ₆	PF₅	PF4	PF3	PF ₂	PF1	PFo			

Port F functions differently depending on the operating n

mode as listed in Table 9.

No.	Mode	PFo	PF1	PF ₂	PF ₃	PF₄	PFs	PF ₆	PF7
1	Master MCU External Extended Mode	A ₈	A,	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A ₁₄	A ₁₅
2	Master MCU Single-Chip Mode	1/0	I/O	1/0	1/0	1/0	1/0	I/O	1/0
4	PROM Programming Mode	EA ₈	EA ₇	EA ₁₀	EA11	EA ₁₂	EA ₁₃	EA ₁₄	EA₄
5	Master MCU External Extended Mode	A ₈	Ag	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A ₁₄	A ₁₅
6	Slave MCU Single-Chip Mode	1/0	1/0	1/0	1/0	I/O	RS ₁ (I)	RS ₂ (1)	RS₃ (I)

Table 9 Port F Configuration in Five Operation Modes

Mode 1 (address A₈ to A₁₅)

In the Mode 1 (Master MCU External Extended Mode) Port F provides the 8 high-order address output lines. (A_8 to A_{15}). During reset, the Port F Data Direction Register is set, which configures all of the lines as address outputs.

Mode 2 (Port F_0 to F_7)

In the Mode 2 (Master MCU Single-Chip Mode) Port F provides eight parallel I/O lines. Port F Data Direction Register is cleared during reset, which configures all of the lines as inputs.



This Material Copyrighted By Its Respective Manufacturer

36

N

Mode 4 (PROM address EA_8 , EA_7 , EA_{10} to EA_{14} , EA_4)

In the Mode 4 (PROM Programming Mode) Port F provides PROM address input lines.

Mode 5 (address A_8 to A_{15})

In the Mode 5 (Master MCU External Extended Mode) Port F provides the eight high-order address output lines like in the Mode 1. However, in the Mode 1, the internal PROM is enabled, while in this mode the internal PROM is disabled.

Mode 6 (Port F_0 to F_4 , register select RS_1 to RS_3)

In the Mode 6 (Slave MCU Single-Chip Mode) Port F provides five I/O lines (PF_0 to PF_4) and three register select inputs $(RS_1 \text{ to } RS_3).$




Fig. 26 PF₀ to PF₄ Block Diagram






Fig. 27 PF₅ to PF₇ Block Diagram

Port G (PG₀ to PG₇)

Port G is an 8-bit I/O port. In the single chip modes (Mode 2 and Mode 6), each pin on this port is configured as either an input or an output depending on the Port G Data Direction Register. It is programmed as an input when the corresponding DDR bit is cleared to a logic 0, and as an output when it is set to a logic 1. The MCU reset clears the Port G DDR, which configures Port G to be an input port.


In the external extended modes (Mode 1 and Mode 5) Port G provides data bus lines (D_0 to D_7).


Port G Data Register is cleared during reset.

Each pin on Port G can drive one TTL load and 90 pF.









Port G Data Direction Register (\$000C) (Write only. Cleared to \$00 during reset)

7	6	5	4	3	2	1	0
PG7	PG₀	PG₅	PG₄	PG₃	PG₂	PG1	PG₀
DDR							

Port G Data Register (\$0006) (R/W. Cleared to \$00 during reset)

PG_7 PG_6 PG_5 PG_4 PG_3 PG_2 PG_1 PG_0	PG ₇	PG₅	PG₅	PG₄	PG₃	PG₂	PG	PG₀
---	-----------------	-----	-----	-----	-----	-----	----	-----

Port H (PH₀ to PH₄)

Port H is an 8-bit I/O port. In the master MCU modes (Mode 1, Mode 2, Mode 5) each pin on this port is configured as either an input or an output depending on the Port H Data Direction Register. It is programmed as an input when the corresponding DDR bit is cleared to a logic 0, and as an output when it is set to a logic 1.

The MCU reset, clears the Port H Data Register and Port H Data Direction Register, which configures this port as an input port.


In the slave MCU mode (Mode 6) Port H provides data bus

lines for the Parallel Communication Interface $(DBB_0$ to DBB_7). Each data line is configured as either an input or an output by parallel communication control signal.

In the PROM programming mode (Mode 4) only PH_7 is used as a PROM address input (EA₅).

Each pin on Port H is capable of driving one TTL load and 90 pF.





• Port J (PJ₀ to PJ₄)

Port J is a 5-bit I/O port. When a pin on Port J provides a data I/O line, it is configured as either an input or an output depending on the state of corresponding bit in the Port J Data Direction Register (000E). It is programmed as an input

when the corresponding Data Direction Register bit is cleared to a logic 0, and as an output when it is set to a logic 1. During reset the Port J Data Direction Register is cleared, which configures Port J as an input port.

Port J Data Register are also cleared during reset.

HITACHI

Port J Data Direction Register (\$000E) (Write-only. Bit 0 to 4 are Cleared during reset)

	7	6	5	4	3	2			,
		_	-	PJ₄ DDR	PJ₃ DDR	PJ2 DDR	PJ1 DDR	PJ₀ DDR	
ι	(0	0	0	0	0)	

Port J Data Register (\$0008) (R/W. Bit 0 to 4 are cleared during reset)

		_	_	₽J₄	₽J₃	PJ2	PJı	₽J₀	
I	(-		·	0	0	0	0	0)	

Functions of the Port J depend on the operating mode as listed in Table 10.

Table 10 Port J Configuration in Five Operation Modes

Mode	PJo	PJ ₁	PJ ₂	PJ ₃	PJ₄
	1/0	1/0	1/0	E	R/W
Master MCU External Extended Mode				(0)	(0)
Master MCU Single-Chip Mode	1/0	1/0	I/O	1/0	1/0
	EA ₃	EA ₂	EA1	EA ₀	EA ₆
PROM Programming Mode	(1)	(1)	(1)	(1)	(1)
	1/0	1/0	1/0	E	R/W
Master MCU External Extended Mode				(0)	(0)
	CS	RSo	RDY	OE	WE
Slave MCU Single-chip Mode	(1)	(1)	(0)	(1)	(1)
	Master MCU External Extended Mode Master MCU Single-Chip Mode PROM Programming Mode Master MCU External Extended Mode	Master MCU External Extended Mode I/O Master MCU Single-Chip Mode I/O PROM Programming Mode (1) Master MCU External Extended Mode I/O	Master MCU External Extended Mode I/O I/O Master MCU Single-Chip Mode I/O I/O PROM Programming Mode I/O I/O (1) (1) (1) Master MCU External Extended Mode I/O Tool I/O Master MCU External Extended Mode I/O I/O I/O	ModeI/OI/OI/OMaster MCU External Extended ModeI/OI/OI/OMaster MCU Single-Chip ModeI/OI/OI/OPROM Programming ModeI/OI/OI/O(I)(I)(I)(I)Master MCU External Extended ModeI/OI/OTCSRS0RDY	Mode I/O I/O I/O I/O Master MCU External Extended Mode I/O I/O I/O I/O Master MCU Single-Chip Mode I/O I/O I/O I/O PROM Programming Mode I/O I/O I/O I/O Master MCU External Extended Mode I/O I/O I/O I/O Master MCU External Extended Mode I/O I/O I/O EA ₀ Master MCU External Extended Mode I/O I/O I/O E Master MCU External Extended Mode I/O I/O I/O E

(NOTE) PJ₂ is an N-MOS open drain output.

Mode 1 (PJ₀ to PJ_2 , E, R/W)

In the Mode 1 (master MCU external extended mode) Port J provides three I/O lines and two output lines (E and R/\overline{W}). Port J DDR bits which correspond to the I/O lines are cleared during reset, which configures the lines as inputs. The other Port J DDR bits are forced to be set, causing PJ₃ and PJ₄ to output control signals E and R/\overline{W} respectively.

Mode 2 (PJ₀ to PJ₄)

In the Mode 2 (Master MCU Single-chip Mode) Port J provides five I/O lines. Reset clears the Port J DDR, which configures this port as an input port.

Mode 4 (EA_3 , EA_2 , EA_1 , EA_0 , EA_6)

In the Mode 4 (PROM Programming Mode) Port J is con-

figured as a PROM address input port.


Mode 5 (PJ₀ to PJ₂, E, R/\overline{W})

In the Mode 5 (Master MCU External Extended Mode) Port J provides three I/O lines and two control signal output lines (E and R/W). The configuration of each port pin is the same as in Mode 1; however in the Mode 1 the PROM is enabled, while in this mode the internal PROM is disabled.

Mode 6 (\overline{CS} , RS_0 , \overline{RDY} , \overline{OE} , \overline{WE})


In the Mode 6 (Slave MCU Single-chip Mode) each pin on Port J is configured as a control signal input or output.






















TIMER

The HD63705Z0 provides a 16-bit PWM timer and five 16-bit timers, which perform input waveform measurement and generate output waveforms.

PWM Timer .

PWM timer provides pulses with resolutions of 13 to 16-bit

which divide clock inputs within the range of divide-by-2¹³ to divide-by-2¹⁶. PWM timer includes the followings.

- (3-bit) • PWM Control and Status Register
- (8-bit) • PWM Data Register (H)
 - (8-bit) PWM Data Register (L) (16-bit)
- Free Running Counter
- (shared with Timer 1)





Fig. 33 PWM Timer Block Diagram

PWM Control and Status Register (PWM CNTR : \$0012) The PWM Control and Status Register determines whether PA₀ is used as an output line or as the PWM timer output and selects the PWM cycle.





Bit 0, Bit 1 (PW0, PW1) These bits determine the PWM cycle.

PW1	PWO	Paralutian	Division	PWM cycle		Data register	Output duty
F VV I	PWU	Resolution	Division	f = 1 MHz	f = 2 MHz	(bit)	
0	0	16 bit	÷2 ¹⁶	65.5 ms	32.8 ms	15 to 0	0 to 65535/65536
0	1	15 bit	÷2 ¹⁵	32.8 ms	16.4 ms	14 to 0	0 to 32767/32768
1	0	14 bit	÷2 ¹⁴	16.4 ms	8.19 ms	13 to 0	0 to 16383/16384
1	1	13 bit	÷2 ¹³	8.19 ms	4.1 ms	12 to 0	0 to 8191/8192

Bit 7 : (PWM ENABLE)

0 : Data Output Line

1: PWM Output

• PWM Data Register (PWM DATA : \$0013(H), \$0014(L)) The PWM Data Register consists of 8 high-order bits and 8 low-order bits.

	PWM	DATA	(H: \$0	0013)		
15 1	4 13	12	11	10	9	8
(7) (6) (5)	(4)	(3)	(2)	(1)	(0)
PWM PV	NM PW	м рум	Р₩М	Р₩М	PWM	PWM
D15 D	014 D1	3 D12	D11	D10	D9	D8


These write-only bits are not initialized at reset.

The PWM Data Register consists of two bytes (\$0013, \$0014). Write operation must be to the high-order byte

When the PWM timer provides a resolution of 13, 14 or 15 bis, unnecessary high-order bits are ignored.

	P١	NM D	ΑΤΑ	(L: \$0	014)		
7	6	5	4	3	2	1	0
<u> </u>							
PWM D7	PWM	PWM	PWM	PWM	PWM	PWM	PWM
D7	D ₆	D5	D₄	D3	D2	Dı	Do

(\$0013) first and then the low-order byte (\$0014).






Fig. 35 PWM Data Transfer Timing

A carry in the Free Running Counter ($FFFF \rightarrow 0000), after a write to the PWM Data Register low-order byte, transfers data to the buffer and begins pulse width modulation (PWM).

(NOTE) When writing the PWM Data Register low-order byte simultaneously with a carry generation, the data is not transferred.

A write to only the low-order byte can cause pulse width modulation. In this case, the previous data is transferred from the PWM Data Register high-order byte to the buffer. The PWM Data Register is a write-only register and it is not initialized at reset.

47

The PWM starts when the Free Running Counter carry is generated. To start PWM soon after a carry generation, the Free Running Counter value should be changed by software. The logic high pulse width indicates the contents of the PWM data register.

Each resolution provides a pulse as shown in Fig. 36.





Fig. 36 PWM Output for Each Resolution

HITACHI

PWM timing diagram is as shown in Fig. 37.





• Timer 1

The HD63705Z0 has a 16-bit programmable timer which performs input waveform measurement while independently generating an output waveform. Pulse widths for both input and output waveforms can vary from several micro seconds to many seconds. Timer 1 consists of the followings.

- 8-bit Control and Status Register
- 16-bit Free Running Counter
- 16-bit Output Compare Register
- 16-bit Input Capture Register






Fig. 38 Timer 1 Block Diagram

• Free Running Counter (FRC) (\$0016, \$0017)

The key element of the programmable timer is a 16-bit Free Running Counter which is clocked and incremented by system clock (E). Software can read the counter without affecting its value. The counter value is cleared during reset.

A CPU write to the high-order byte (\$0016) causes its value to be stored in a buffer (FRCBR). Then the buffer is accessed when writing the low-order byte (\$0017) and both the bytes are transferred to the Free Running Counter.

A CPU read of the low-order byte (\$0017) causes the highorder byte to be transferred to the buffer. The buffer is accessed when reading the high-order byte (\$0016) and a read of the FRC value is completed.

(NOTE) Unless the low-order byte has been read, the previous data is obtained by a read of the high-order byte.







Fig. 39 Free Running Counter Timing

• Timer Control and Status Register 1 (TCSR1) (\$0015) The Timer Control and Status Register 1 is an 8-bit register where all bits are readable and the lowest 5 bits can be written. The highest 3 bits provide the following read-only status information.

Bit 5 : The Free Running Counter has overflowed. (TOF: Timer

Overflow Flag)

- Bit 6: A match has occurred between the Free Running Counter and the Output Compare Register. (OCF: Output Compare Flag)
- Bit 7: A proper level transition has taken place at PC₇ with an accompanying transfer of the Free Running Counter to the Input Capture Register. (ICF: Input Capture Flag)



The TCSR1 is illustrated above and each bit is defined as follows:

50

HITACHI

Bit 0 OLVL (Output Level)

When a match occurs between the Free Running Counter and the Output Compare Register, OLVL value appears at PC6 (Tout1) if bit 6 in the Miscellaneous Register (Misc: \$003B) is set.

OLVL = 0 : low level is output. OLVL = 1 : high level is output.

Bit 1 IEDG (Input Edge)

This bit determines which level transition at PC_7/Tin_1 will trigger a Free Running Counter transfer to the Input Capture Register. The PC₇ is controlled by bit 7 in the Miscellaneous Register (Misc: \$003B). If the bit 7 is set, PC₇ will function as an input of Timer 1.

IEDG = 0 : triggered on a negative edge ("High" to "Low") IEDG = 1 : triggered on a positive edge ("Low" to "High")

Bit 2 ETOI (Enable Timer Overflow Interrupt)

If this bit is set, a Timer 1 interrupt is enabled whenever TOF is set. If cleared, the interrupt is inhibited.

ETOI = 0 : TOI is inhibited. ETOI = 1: TOI is enabled.

Bit 3 EOCI (Enable Output Compare Interrupt)

If this bit is set, a Timer 1 interrupt is enabled whenever OCF bit is set. If cleared, the interrupt is inhibited.

EOCI = "0" : OCI is inhibited. EOCI = "1" : OCI is enabled.

Bit 4 EICI (Enable Input Capture Interrupt)

If this bit is set, a Timer 1 interrupt is enabled whenever ICF bit is set. If cleared, the interrupt is inhibited.

EICI = "0" : ICI is inhibited. EICI = "1" : ICI is enabled.

Bit 5 TOF (Time Overflow Flag)

This read-only bit is set when the Free Running Counter is

incremented by 1 from \$FFFF. It is cleared by reading TCSR1 with TOF set and then the Free Running Counter low-order byte (\$0017).

Bit 6 OCF (Output Compare Flag)

This read-only bit is set when a match has occurred between the Output Compare Register and the Free Running Counter. It is cleared by reading TCSR1 with OCF set and then writing the Output Compare Register low-order byte (\$0019).

Bit 7 ICF (Input Capture Flag)

This read-only bit is set when the Free Running Counter contents are transferred to the Input Capture Register on a proper edge of the Tin1 input signal. (See Bit 1). It is cleared by reading TCSR1 with ICF set followed by reading the Input Capture Register low-order byte (\$001B).

Output Compare Register (OCR) (\$0018, \$0019)

The Output Compare Register is a 16-bit read/write register used to control an output waveform. It is always compared with the Free Running Counter.

When a match is found between them, the Output Compare Flag (OCF) bit in the Timer Control and Status Register 1 (TCSR1) is set and the value of Output Level (OLVL) bit appears at PC_6 if the PC_6 is configured as the output of Timer 1 (Tout1) by setting the bit 6 in the Miscellaneous Register (Misc: \$003B).

The values of the Output Compare Register and the OLVL bit must be changed after each comparison to control an output waveform. The Output Compare Register is set to \$FFFF during reset.

The user must write the Output Compare Register high-order byte (\$18) and then the low-order byte (\$19).

The output compare function is inhibited during a write cycle to the high-order byte of the Output Compare Register or the Free Running Counter.

(NOTE) While the output compare function is inhibited, a match between the Output Compare Register and the Free Running Counter does not affect outputs.



Input Capture Register (ICR) (\$001A, \$001B)

The Input Capture Register is a 16-bit read-only register used to latch the value of the Free Running Counter when a defined input transition is sensed by the input capture edge detector. The level transition which triggers a Free Running Counter transfer is determined by the Input Edge Bit (IEDG) in the TCSR1.

Setting bit 7 in the Miscellaneous Register enables the Tin1, which allows an external signal to input to the edge detector and the Free Running Counter is transferred to the Input Capture Register on the edge determined by IEDG. Setting the

bit selects a negative edge and clearing it selects a positive edge. The input pulse width must be at least 2 system cycles. The Input Capture Register is cleared to \$0000 during reset.

A CPU read of the Input Capture Register low-order byte (\$001B) causes the high-order byte to be transferred to the buffer. Then the buffer is accessed when reading the high-order byte (\$001A) and thus a read of the Input Capture Register is completed.

(NOTE) Unless the low-order byte is read, the previous data is obtained by a read of the high-order byte.




Fig. 40 Input Capture Timing

• Timer 2/Timer 3

The HD63705Z0 also provides the Timer 2 and the Timer 3, which generate independent output waveforms.

Timer 2 is a 16-bit reloadable timer which can count external events.

Timer 3 is a 16-bit reloadable timer which counts only the system clock E.

Each timer individually consists of the followings.

Timer 2

- 6-bit Control and Status Register 2
- 16-bit Up Counter
- 16-bit Timer Constant Register
- Timer 3
 - 4-bit Control and Status Register 3
 - 16-bit Up Counter
 - 16-bit Time Constant Register






Fig. 41 Timer 2 Block Diagram

Timer 2 Up Counter (T2CNT: \$001D(H), \$001E(L))

This is a 16-bit Up Counter, which is clocked by the signal defined by CK2S0 and CK2S1 of the TCSR2. Software can read the Timer 2 Up Counter without affecting its value at any time, and can write any value to the counter during count operation.

The Timer 2 Up Counter is cleared during reset when a match occurs between the counter and the Timer 2 Time Constant Register. If a write is made to the Timer 2 Up Counter during the clear cycle, the counter is not cleared but a data is written into the counter.

A CPU write to the Timer 2 Up Counter high-order byte (\$001D) causes its value to be transferred to a buffer (T2CNTBR). The buffer is accessed when writing the Timer 2 Up Counter low-order byte (\$001E) and thus both the bytes are transferred to the Timer 2 Up Counter.

A CPU read of the low-order byte (\$001E) causes the highorder byte to be transferred to the buffer. The buffer is accessed when reading the high-order byte (\$001D) and thus a read of the Timer 2 Up Counter is completed.






Fig. 42 Timer 2 Up Counter Timing

Timer 2 Time Constant Register (T2CONR: \$001F(H), \$0020(L))

The Timer 2 Time Constant Register is a 16-bit write-only register. It is always compared with the Timer 2 Up Counter.

When a match is found between them, bit 7 (Count Match Flag 2 (CMF2)) in the Timer Control and Status Register 2 (TCSR2) is set and the value selected by bit 2 and 3 (Timer 2 output select 0, Timer 2 output select 1 (T2OS0, T2OS1)) in the TCSR2 will appear at PC_4 (Tout2).

The Timer 2 Up Counter is cleared at the same time that

the CMF2 is set and then counts from \$0000. This enables regular interrupts and waveform outputs without any software support. The Timer 2 Time Constant Register is set to \$FFFF at reset.

Timer 2 Time Constant Register consists of two bytes. After a write to the high-order byte (001F), a write to the low-order byte (0020) must be made. If only a write to the low-byte is made, the previous high-order byte data is automatically written to the high-order byte.







Fig. 43 Timer 2 Time Constant Register Timing

• Timer Control and Status Register 2 (TCSR2: \$001C) Timer Control and Status Register 2 is a 6-bit register. All

timer Control and Status Register 2 is a order register in bits are readable and the bits except for CMF2 bit (bit 7) are writable. Each bit of the TCSR2 is cleared at reset. The followings are descriptions of individual bits.




Bit 0 CK2S0 (Input Clock 2 Select 0) Bit 1 CK2S1 (Input Clock 2 Select 1)

Input clock to the Timer 2 Up Counter is selected as shown below depending on the state of these two bits. When an external clock is selected, PC_5 will be configured as an input of the Timer 2 (Tin₂), where the counter increments on the positive edge of the external clock.

The external clock can be counted up to half of the system clock frequency.

01/001	СК250	Input Clock to the Counter	PC ₅ /Tin ₂
CK2S1	CN230	System Clock (E)	PC ₅ (I/O)
0	0	System Clock Controlled by Tin ₂	*Tin ₂ (I)
		No Clock Input (stops counting)	PC ₅ (I/O)
1		External Clock	*Tin ₂ (I)

*When PCs is used as an I/O line after it functions as a timer input, the port pin is configured as an input.



🕲 HITACHI

Bit 2 T2OS0 (Timer 2 Output Select 0) Bit 3 T2OS1 (Timer 2 Output Select 1)

When a match occurs between the Timer 2 Up Counter and

the Timer 2 Time Constant Register, the following outputs will appear at PC_4 depending on these two bits.

T20S1	T2OS0	Timer Output	PC ₄ /Tout ₂
0	0	Timer Output Inhibited	PC ₄ (I/O)
0	1	Toggle Output *1	Tout ₂ (0) *2
1	0	Output "0"	Tout2 (0) *2
1	1	Output "1"	Tout ₂ (O) *2

Every time a match occurs between the T2CNT and the T2CONR, timer 2 output level is reversed or toggled. This leads to generation of a square 1 waveform with 50% duty without any software support.

When PC4 is used as an I/O line after it functions as a timer output, the port pin is configured as an output. *2

Bit 4 Not Used

Bit 5 Not Used

Bit 6 ECM2I (Enable Count Match 2 Interrupt)

If this bit has been set, a Timer 2 interrupt is enabled whenever CMF2 is set. If cleared, the interrupt is inhibited.


ECM2I = "0": the count match 2 interrupt is inhibited.



Bit 7 CMF2 (Count Match Flag 2) This read-only bit is set when a match occurs between the Timer 2 Up Counter and the Timer 2 Time Constant Register.

ECM2I = "1" : the count match 2 interrupt is enabled.

CMF2 is cleared by writing a 0 to this bit when CMF2 is set. (Software cannot write a 1 to this bit.)



Timer 3 Up Counter (T3CNT: \$0022(H), \$0023(L)) The Timer 3 Up Counter functions in the same way as the Timer 2 Up Counter except that it counts only the system clock (E).

Timer 3 Time Constant Register (T3CONR: \$0024(H), \$0025(L))

Timer 3 Time Constant Register performs the same function as Timer 2 Time Constant Register.


T3CONR(H) : \$0024	Timer 3 Time Constant Register (H)
T3CONR(L): \$0025	(II) Timer 3 Time Constant Register (L)

Timer Control and Status Register 3 (TCSR3: \$0021)

Timer Control and Status Register 3 is a 4-bit register. All bits are readable and the bits except for CMF3 (bit 7) are writable.

The TCSR3 performs the same functions as the TCSR2 except that the TCSR3 cannot select the input clock to the Timer 3 Up Counter.

The followings are descriptions of individual pins.



Bit 0 Not Used Bit 1 Not Used

When a match occurs between the Timer 3 Up Counter and the Timer 3 Time Constant Register, the following outputs will appear at PC₃ depending on these two bits.

Bit 2 T3OS0 (Timer 3 Output Select 0) Bit 3 T3OS1 (Timer 3 Output Select 1)

		Timer Output	PC ₃ /Tout ₃
T30S1	T30S0		PC ₃ (1/O)
0	0	Timer Output Inhibited	Tout ₃ (0)*2
0	1	Toggle Output *1	Tout ₃ (0) ²
1	0	Output "0"	
1	1	Output "1"	Tout ₃ (O)*2

*1 Every time a match occurs between the Timer 3 Up Counter and the Timer 3 Time Constant Register, Timer 3 output level is reversed or toggled. This leads to generation of a square waveform with 50% duty without any software support.

*2 When PC₃ is used as an I/O line after it functions as a timer output, the port pin is configured as an output.

Bit 4 Not Used

Bit 5 Not Used

Bit 6 ECM3I (Enable Count Match 3 Interrupt)

If this bit is set, a Timer 3 interrupt is enabled whenever CMF3 is set. If cleared, the interrupt is inhibited.

ECM3I = "0": the count match 3 interrupt is inhibited. ECM3I = "1" : the count match 3 interrupt is enabled.

Bit 7 CMF3 (Count Match Flag 3)

This read-only bit is set when a match occurs between the Timer 3 Up Counter and the Timer 3 Time Constant Register. CMF3 is cleared by writing a 0 to this bit when CMF3 is set. (Software cannot write a 1 to this bit.)



Status register	Flag	Set Condition	Clear condition
	ICF	FRC \rightarrow ICR on a positive or negative edge of the input signal to PC ₇ (Tin1)	 Read the TCSR1 and then read the ICR(L). RES = 0
Timer 1 (TCSR1)	OCF	OCR = FRC	 Read the TCSR1 with OCF set and then read the FRC(L). RES = 0
	TOF	FRC = \$FFFF+1 cycle	 Read the TCSR1 with TOF set and then read the FRC(L). RES = 0
Timer 2 (TCSR2)	CMF2	T2CNT = T2CONR	 Write a 0 to the CMF2 when this bit is set. RES = 0
Timer 3 (TCSR3)	CMF3	T3CNT = T3CONR	 Write a 0 to the CMF3 when this bit is set. RES = 0
	RDRF	Receive Shift Register → RDR	 Read the TRCSR1 or TRCSR2 with RDRF set and then read the RDR. RES = 0
	ORFE	 Stop Bit = 0: Framing Error (in asyn- chronous mode) Receive Shift Register → RDR when the RDRF is set: Overrun Error. (in asynchronous mode) 	 Read the TRCSR1 or TRCSR2 with ORFE set and then read the RDR. RES = 0
SCI TRCSR1 TRCSR2	TDRE	 TDR → Transmit Shift Register (in asynchronous mode) Transmit Shift Register is "empty". (in synchronous mode) RES = 0 	Read the TRCSR1 or TRCSR2 with TDRE set and then write the TDR. (NOTE) Clear TDRE after setting TE.
	PER	Parity error occurs when the PEN is set.	 Read the TRCSR2 with PER set and then read RDR. RES = 0

Table 11 Timer 1, Timer 2, Timer 3 and SCI Status Flag Summary with ICF Set

(NOTE) → : Transfer

= : match

ICR (L); Input Capture Register low-order byte

OCR(L); Output Compare Register low-order byte

FRC(L); Free Running Counter low-order byte

RDR ; Receive Data Register TDR ; Transmit Data Register



PARALLEL COMMUNICATION INTERFACE (PCI) The HD63705Z0 has a slave MCU mode which allows the

device to easily provide parallel communication with the master MCU. In this mode the HD63705Z0 can be used as an intelligent peripheral controller of microcomputer systems. Table 12 provides a summary of the functional pins in the slave MCU mode.

Table 12	Slave MCU	Mode	Functional	Pin Summary
----------	-----------	------	------------	-------------

Pin	1/0	Function
DBB₀ ⟨ DBB₁	1/0	These pins compose an 8-bit data bus which is used for parallel communication between the master MCU and the HD63705Z0
CS	1	Chip select input. Logic 0 on this pin enables the data bus.
RS₀ \$ RS₃	I	Register select inputs. The logic levels on these pins select one of PCI Control and Status Register and PCI Data Registers 0 to 14. Connect RS_0 , RS_1 , RS_2 and RS_3 respectively to A_0 , A_1 , A_2 and A_3 of the master MCU. For details, see Table 14.
ŌĒ		Output enable input.
WE	I	Write enable input.
RDY	*0	This pin is used to interrupt the master MCU.

*NMOS open drain output

Besides above pins the following registers are used in the slave MCU mode.

- Parallel Communication Control and Status Register (8 bit)
- Parallel Communication Data Registers (15 byte)

Parallel Communication Control and Status Register (RCCSR; \$002B)

This is an 8-bit register. A_{11} bits in this register are readable by both the master MCU and the HD63705Z0 MCU. The master MCU can write bit 4, while the HD63705Z0 MCU can write bit 2, bit 4 and bit 6.

Each of the eight bits is explained below.

	7	6	5	4	3	2	1	0	
	MWEF	EMWI	SWEF	EAKAR	MREF	EMRI	MWMF	SWMF	(PCCSR; \$002B) Cleared at reset.
HD63705Z0 Master MCU	R	R	R	R	R	R	R	R	
HD63705Z0 Master MCU		W		W W		W			

Bit 0 SWMF (Slave Write Mode Flag)

This bit is set when the HD63705Z0 MCU writes the Parallel Communication Data Register 0 (PCDR0). While this bit is set, PCDR1 to PCDR14 can be written only by the HD63705Z0. After the write of the PCDR0, the HD63705Z0 reads the PCCSR to ensure that SWEF = 1 and then writes PCDR1 through PCDR14. This bit is cleared when the master MCU reads the PCDR0.

Bit 1 MWMF (Master Write Mode Flag)

This bit is set when the master MCU writes the PCDR0. While this bit is set, only the master MCU can write PCDR1 through PCDR14. After the write of PCDR0, the master MCU reads the PCCSR to ensure that MWEF = 1 and then writes PCDR1 through PCDR14. This bit is cleared when HD63705Z0 MCU reads the PCDR0.

Bit 2 EMRI (Enable Master Read Interrupt)

If this bit is set, a PCI interrupt occurs when the master MCU reads the PCDR0.

EMRI = 0 disables master read interrupt.

EMRI = 1 enables master read interrupt.

Bit 3 MREF (Master Read End Flag)

This bit is set when the master MCU reads the PCDR0. It is cleared when the HD63705Z0 writes or reads PCDR0,

and when master MCU writes PCDR0. If this bit is set, a PCI interrupt occurs provided EMRI is set.

Bit 4 EAKAR Enable Acknowledge and Request

If this bit is set, the HD63705Z0 interrupts the master MCU. $(\overline{RDY} \text{ goes low.})$

• HD63705Z0 Receiver



When the HD63705Z0 reads the PCDR0, it leaves the master MCU write mode and then interrupts the master MCU.

When the master MCU writes PCDR0 or reads PCCSR, RDY pin goes high.

• HD63705Z0 Transmitter

When the HD63705Z0 writes the PCDR14, it interrupts the master MCU.

When the master MCU reads the PCDR14 or the PCCSR, the \overline{RDY} pin goes high.

EAKAR = 0 disables \overline{RDY} output.

EAKAR = 1 enables RDY output.

Bit 5 SWEF Slave Write End Flag

This bit is set when the HD63705Z0 writes the PCDR14. It

is cleared when the master MCU reads the PCDR14.

Bit 6 EMWI Enable Master Write Interrupt

If this bit is set, a PCI interrupt occurs when the master MCU writes the PCDR14.

EMWI = 0 masks master write interrupt. EMWI = 1 enables master write interrupt.

Bit 7 MWEF Master Write End Flag

This bit is set when the master MCU writes the PCDR14. It is cleared when the HD63705Z0 reads the PCDR14. Each flag in the Parallel Communication Control and Status Register is set or cleared as listed in Table 13.

Table 13 PCI Control and Status Flag Summary

Bit	Name	Set by	Cleared by	Write
0	SWMF	NWMF·SWO	MR0 (RESET)	
1	MWMF	SWMF·MWO	SRO (RESET)	
2	EMRI		(RESET)	Writable by slave.
3	MREF	MRO	SWO, SRO, MWO (RESET)	
4	EAKAR		(RESET)	Writable by both slave and master.
5	SWEF	SW14	MR14 (RESET)	
6	EMWI	<u></u>	(RESET)	Writable by slave.
7	MWEF	MW14	MWMF·SR14 (RESET)	

SR0 : Slave Read PCDR 0	MR0	: Master Read PCDR 0
SR14 : Slave Read PCDR 14	MR14	: Master Read PCDR 14
SW0 : Slave Write PCDR 0	MWO	: Master Write PCDR 0
SW14 : Slave Write PCDR 14	MW14	: Master Write PCDR 14

• Parallel Communication Data Register 0 (PCDR0; \$002C) The Parallel Communication Data Register 0 (PCDR0) is an 8-bit data register which is composed of double buffers. Even if the master MCU and the HD63705Z0 writes this register simultaneously, the data is protected.






Fig. 45 PCDR0 Block Diagram

This register is used only in the slave mode, so it cannot be used as a general purpose register.

- In the mode 6, PCDR0 is used as a slave mode only register. In the modes 1, 2 and 5, PCDR0 is not used.
- Parallel Communication Data Registers 1 to 14 (PCDR1 to PCDR 14: \$002D to \$003A)

The Parallel Communication Data Registers 1 to 14 (PCDR1 to PCDR14) are 8-bit registers which can be accessed by both the master MCU and the HD63705Z0. The write of this register is controlled by the PCCSR.

In all modes except slave modes (Modes 1, 2 and 5), this register can be used as a general purpose register (RAM).






Fig. 46 PCDR1 to PCDR14 Block Diagram

External address bus is connected to the register select pins $(RS_0 \text{ to } RS_3)$ depending on the memory map of the master MCU.






A parallel communication register is selected depending on the register select inputs as shown below.

<u> </u>	Register Sel	ect Inputs		PCI Register
RS₃	RS ₂	RS ₁	RS ₀	
0	0	0	0	PCCSR
0	0	0	1	PCDR 0
0	0	1	0	PCDR 1
0	0	1	1	PCDR 2
	1	0	0	PCDR 3
0	1	0	1	PCDR 4
	1	1	0	PCDR 5
0	1	1	1	PCDR 6
0	0	0	0	PCDR 7
1		0	1	PCDR 8
1	0		0	PCDR 9
1	0	1	1	PCDR 10
1	0	1		PCDR 11
1	1	0	0	PCDR 12
1	1	0	1	PCDR 12
1	1	1	0	
1	1	1	1	PCDR 14

Table	14	PCI	Register	Se	lection
-------	----	-----	----------	----	---------

The timing diagrams in the slave MCU mode are shown in Fig. 47.






🕲 HITACHI

Examples of the connection between the HD63705Z0 and

the master MCU are shown in Fig. 48.







65

SERIAL COMMUNICATIONS INTERFACE (SCI)

The HD63705Z0 contains a serial communications interface (SCI) which provides two operating modes: asynchronous mode with a NRZ format and synchronous mode in which data transfer conforms a clock signal.

In asynchronous mode, data length, parity bit and the number of stop bits are selectable and eight types of data formats are available.

The SCI consists of the following registers:

- Transmit/Receive Control and Status Register 1 (TRCSR1)
- Rate and Mode Control Register (RMCR)
- Transmit/Receive Control and Status Register 2 (TRCSR2)
- Receive Data Register (RDR)
- Receive Shift Register
- Transmit Data Register (TDR)
- Transmit Shift Register




Fig. 49 SCI Block Diagram

 Transmit/Receive Control and Status Register 1 (TRCSR1; \$0027)
 The TRCSR1 is an 8-bit register. All eight bits can be read but only the five low order bits can be written. During reset this register is initialized to \$20. Individual bits of the TRCSR1 are defined below.

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	wυ	TRCSR1 : \$0027
R (0	R 0	R 1	R/W 0	R/W O	R/W O	R/W O	R/W 0)	At Reset

Bit 0 WU (Wake-Up)

In a typical multiprocessor application, the message contains a destination address in its initial bytes. In order to allow noninterested MCUs to ignore the remainder of the message, a wake-up feature is provided. This feature inhibits all further receive processing until the beginning of the next message.

The wake-up is automatically triggered by an idle string of ten (for 8-bit data) or eleven (for 9-bit data) consecutive 1's. The software protocol must provide for the idle period between two consecutive messages. When WU bit is set, the MCU suspends the receive processing until the next message appears. When the MCU wakes up by receipt of ten or eleven consecutive 1's, it clears WU by hardware and resumes normal receive operation. However, it is necessary to set the receive enable bit (RE) before setting WU bit. In synchronous mode WU bit must not be set because the wake-up feature is not available.

Bit 1 TE (Transmit Enable)

When this bit is set in asynchronous mode, the Transmit Shift Register output is applied to Port C bit 0 after a preamble

🕲 HITACHI

of ten or eleven consecutive 1's is produced. In synchronous mode, as soon as TE bit is set, the Transmit Shift Register output is applied to Port C bit 0. Both of the above cases are independent of the Data Direction Register value for Port C bit 0. While TE bit is cleared, the SCI does not affect Port C bit 0.

Bit 2 TIE (Transmit Interrupt Enable)

If this bit is set, a SCI interrupt occurs provided TDRE (bit 5) is set. If cleared, the interrupt is inhibited.

Bit 3 RE (Receive Enable)

If RE bit is set, signals are input to the Receive Shift Register from Port C bit 1 regardless of the Data Direction Register value for the port bit 1 (PC₁). While RE is cleared, the SCI does not affect Port C bit 1.

Bit 4 RIE (Receive Interrupt Enable)

If this bit is set, a SCI interrupt occurs provided RDRF (bit 7) or ORFE (Bit 6) is set. If cleared, the interrupt is inhibited.

Bit 5 TDRE (Transmit Data Register Empty)

This bit is set by hardware to indicate that the contents of the Transmit Data Register have been transferred to the Transmit Shift Register in the asynchronous mode or that the Transmit Data Shift register is empty in the synchronous mode. This bit is cleared by reading the TRCSR1 or the TRCSR2 (with TDRE set), followed by writing a new byte to the Transmit Data Register. Reset sets the TDRE bit.

(NOTE) TDRE should be cleared in the transmission state after the TE set.

Bit 6 ORFE (Overrun/Framing Error)

This bit is set by hardware when an overrun error or a fram-

ing error occurs during receive operation. The overrun error occurs when a byte is ready to be transferred to the Receive Data Register with RDRF bit set. The framing error occurs when stop bit is a 0, but the MCU does not detect this error in the synchronous mode. The ORFE bit is cleared by reading TRCSR1 or TRCSR2 (with ORFE set), followed by reading the Receive Data Register. It is also cleared by reset.

Bit 7 RDRF (Receive Data Register Full)


This bit is set by hardware when a byte is normally received and then is transferred from the Receive Shift Register to the Receive Data Register. The RDRF bit is cleared by reading TRCSR1 or TRCSR2 (with RDRF set), followed by reading the Receive Data Register. It is also cleared by reset.

(NOTE) When some of bits 5 to 7 are set, they can be cleared by a previous read of TRCSR1 or TRCSR2. It is unnecessary to read a TRCSR prior to every clear of the each bit.

Rate and Mode Control Register (RMCR; \$0026)

- This register controls the following SCI variables:
- Baud rate
- Operation mode (asynchronous mode or synchronous mode)
- Port C bit 2 Configuration (SCLK)
- Clock source
- Data format

All six bits of this register can be read and written. During reset these bits are cleared



Bit 0 SSO Speed Select Bit 1 SS1

Bit 5 SS2 These three bits select the baud rate which is used with the SCI. Table 15 lists the baud rates available. The source of the internal clock used with SCI is provided from the Timer 1 Free Running Counter (with SS2 cleared) or the Timer 3 Up Counter (with SS2 set). If the Timer 3 is used as the source, optional baud rates can be obtained depending on the state of bits in the Timer 3 Time Constant Register as shown in Table 16.

(NOTE) If an internal clock is used with the SCI, MCU writes to the timer counter used as the clock source should be avoided.

Bit 2 CCO **Clock Control/Format Select** Bit 3 CC1

Bit 4 CC2


These three bits control the data format and the clock source. (See Table 17.)

Reset clears CC0, CC1 and CC2 and causes the SCI to synchronize with an external clock. Port C bit 2 is forced to an input line to accept the external clock. When using Port C bit 2 as an output port, CC1 and CC0 should be set to 0, 1 and DDR for Port C bit 2 to 1.

Transmit/Receive Control and Status Register 2 (TRCSR2; \$0028)

This is a 7-bit register which is used to determine the data format in the asynchronous mode. The three leftmost bits are dual-addressed with the TRCSR1, which allows the states of RDRF, ORFE and TDRE to be read by accessing either TRCSR1 or TRCSR2. Bits 0 to 2 of this register can be read and written. Bits 4 to 7 are read-only bits.

Reset clears bits 0 to 2, bit 4, bit 6 and bit 7, and sets bit 5.



Bit 0 SBL (Stop Bit Length)

This bit determines the number of stop bits in the asynchronous mode. If this bit is clear, a stop bit is used. If set, two stop bits are used. The SBL bit is cleared by reset.

Bit 1 EOP (Even/Odd Parity)

When the PEN is set, this bit selects a parity which will be generated and checked. If EOP is cleared, an even parity is selected and if set an odd parity is selected. Reset clears the EOP bit.

Bit 2 PEN (Parity Enable)

If PEN is cleared in asynchronous mode, no parity bit is generated or checked. If PEN is set, a parity bit is generated or checked. Reset clears the PEN bit. In synchronous mode, the above three bits don't affect the SCI operation.

Bit 3 Not Used

Bit 4 PER (Parity Error)

This bit is set when a parity error occurs while the PEN bit is set. The PER bit is cleared by reading the TRCSR2 (with PER set), followed by reading the Receive Data Register.

Bit 5 TDRE (Transmit Data Register Empty)

Bit 6 ORFE (Overrun/Framing Error)

Bit 7 RDRF (Receive Data Register Full)

The states of TDRE, ORFE and RDRF can be read by accessing either TRCSR1 or TRCSR2.

Table 15 SCI Bit Times and Rates

(1) Asy	/nchronous	Mode
---------	------------	------

			XTAL	2.4576MHz	4.0MHz	4.9152MHz
SS2	SS1	SS0	E	614.4kHz	1.0MHz	1.2288MHz
0	0	0	E÷16	26µs/38400Baud	16µs/62500Baud	13µs/76800Baud
0	0	1	E÷128	208µs/4800Baud	128µs/7812.5Baud	104.2µs/9600Baud
0	1	0	E÷1024	1.67ms/600Baud	1.024ms/976.6Baud	833.3µs/1200Baud
0	1	1	E÷4096	6.67ms/150Baud	4.096ms/244.1 Baud	3.333ms/300Baud
1	_	_	_	*	*	*

*When SS2 is set, Timer 3 provides clock for SCI. The baud rate can be calculated as follows. (Variable N is the value of Timer 3 Time Constant Register.)

Baud rate = ____f

f : Frequency of clock input to Timer 3 counter

(Baud) 32 (N+1)

N : 0 through 65535

(2) Synchronous Mode*

			XTAL	4.0MHz	6.0MHz	8.0MHz
SS2	SS1	sso 🗍	E	1.0MHz	1.5MHz	2.0MHz
0	0	0	E÷2	2µs/bit	1.33µs/bit	1µs/bit
0	0	1	E÷16	16µs/bit	10.7µs/bit	8µs/bit
0	1	0	E÷128	128µs/bit	85.3µs/bit	64µs/bit
0	1	1	E÷512	512µs/bit	341 <i>µ</i> s/bit	256µs/bit
1		-	_	* *	* *	* *

* These are bit rates in case of using an internal clock. An external clock can be used to provide frequencies of DC to 1/2 system clock.

**The bit rate can be calculated as follows. (Variable N is the value of Timer 3 Time Constant Register.)

Bit rate = 4 (N+1)(μ s/bit) f

f : Frequency of clock input to Timer 3 counter

Baud Rate XTAL	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.0MHz
110	174	261	283	348	567
150	127	191	207	255	416
300	63	95	103	127	207
600	31	47	51	63	103
1200	15	23	25	31	51
2400	7	11	12	15	25
4800	3	5		7	12
9600	1	2	_	3	
19200	0	-		1	_
38400	-	_	_	0	

Table 16 Example of Baud Rate and Timer 3 Time Constant Register

N : 0 through 65535

68

OHITACHI

				Mode	Clock source	Port C Bit 2	Port C Bit 1 Port C Bit 0
CC2	CC1	CC0	Format		Eutomal.	Input	When RE is set, bit 1 is
0	0	0	8 bit data	Synchronous	External	·	used as an SCI input.
0	0	1	8 bit data	Asynchronous	Internal	Not used**	
-	1	0	8 bit data	Asynchronous	internal	Output*	
0	1			Asynchronous	External	Input	When TE is set, bit 0 is used as an SCI output.
0	1	1	8 bit data		1	Output	used as an Son outpot
1	0	0	8 bit data	Synchronous	Internal		
	0	1	7 bit data	Asynchronous	Internal	Not Used**	
	1	0	7 bit data	Asynchronous	Internal	Output*	
1	1	1	7 bit data	Asynchronous	External	Input	

Table 17 SCI Format and Clock Source Control

* Clock is output regardless of the states of RE and TE in TRCSR.

** Not used with SCI.

SCI Operation

The SCI must be initialized prior to operation by the following sequence depending on the operation mode (asynchronous mode or synchronous mode) and data format.

- (1) Writes the desired operational control bits to the Rate and Mode Control Register.
- (2) Writes the desired operational control bits to the TRCSR2.
- (3) Set an enable bit (TE or RE) in the TRCSR1.

The enable bits (TE and RE) must be cleared before the operation mode and data format are changed. Then they must be set again at least a bit time (at baud rate or bit rate) after the change. If TE or RE is set within a bit time, the SCI may not be initialized.

Transmit operation in asynchronous mode

A data format is selected depending on the Rate and Mode

Control Register and TRCSR2. (See Fig. 50). Then transmit operation is enabled by TE bit in the TRCSR1. When this bit is set, the port C bit 0 is used as an SCI output (Tx) independently of the corresponding bit in the port C Data Direction Register and transmission begins with a preamble consisting of 10 or 11 consecutive 1's.

At this point, one of two situations exists:

- 1. If the Transmit Data Register is empty (TDRE = 1), a continuous string of 1's is transmitted indicating an idle state or
- 2. If data has been stored into the Transmit Data Register (TDRE = 0), the data is transferred to the Transmit Shift Register and transmission begins.

A "0" start bit, 7 or 8-bit data, an odd or even parity bit if PEN is set, and finally one or two "1" stop bits are transmitted.




Fig. 50 Asynchronous Data Format

When the Transmit Data Register is emptied, the TDRE flag bit is set by hardware.

If the CPU cannot transmit a data responding to this flag being set (The TDRE remains set until the next byte is transferred from the Transmit Data Register to the Transmit Shift Register), "1" is transmitted instead of "0" start bit, and then 1's are transmitted until more data is provided to the Transmit Data Register. As long as the TDRE is set, "0" is not transmitted.



10.01

Receive operation in asynchronous mode

First, a desired data format is selected depending on the Rate and Mode Control Register and TRCSR2 and secondly receive operation is enabled by the RE bit in the TRCSR1. If this bit is set, the Port C bit 1 will be forced to an SCI input (Rx). The received bit stream is synchronized with the leading edge of the first 0 (space) encountered. The SCI input is then sampled at the approximate center of each bit time interval for ten or eleven consecutive bits. If the stop bit is not a 1, a framing error is assumed and ORFE is set. The data with the framing error is transferred to the Receive Data Register so the CPU can read the data which has caused the error. This allows a line break to be detected.

If the PEN bit is set, the parity check is performed. If a match does not occur between a parity bit and the EOP bit, a parity error is assumed and the PER bit is set instead of the RDRF bit. The data received with a parity error can be read in the same way as the data with framing error.

The RDRF flag is set when data is received without a framing error nor a parity error.

If the RDRF is still set when the STOP bit of the next data is received, ORFE will be set indicating that an overrun has occurred. The data received can be read from the Receive Data Register. If the 7 bit data format is selected, the most significant bit of the Receive Data Register is a 0.

(NOTE) Clock source in asynchronous mode

If an internal clock is used with the SCI, the following requirements should be satisfied.

• The CC1: CC0 bit in the Rate and Mode Control Register

must be set to 10. (See Table 17.)

- Clock is generated independently of the states of the TE and the RE.
 - The maximum clock frequency is $E \div 16$.
 - The clock frequency is internal bit rate × 1.

If an external clock is used with the SCI, the following requirements must be satisfied.

- The CC1: CC0 in the Rate and Mode Control Register must be set to 11. (See Table 17.)
- The maximum clock frequency must equal that of the system clock.
- The clock frequency must be sixteen times (16 x) desired baud rate.


Transmit operation in synchronous mode

In synchronous mode, data is transferred synchronizing with a clock.

The operation mode and the clock source must be determined by setting corresponding bits in the RMCR and TRCSR1. Then transmit operation is enabled by the TE bit in the TRCSR1. If the bit is set, Port C bit 0 is forced to an output (Tx) independently of the corresponding bit in the Port C Data Direction Register.

If an external clock is selected, data is transmitted through the Port C Bit 0 (Tx) synchronously with eight external clock pulses which are input to the Port C Bit 2 (SCLK) with TDRE cleared. TDRE flag is set when the Transmit Data Register becomes empty after transmission. If more than eight clock pulses are input, the MCU ignores the surplus clock pulses.

If an internal clock is selected, the MCU outputs a data and the clock when TDRE is cleared.



Data is received on a positive edge of the clock.

Fig. 51 Synchronous Data Transmission

Receive operation in synchronous mode

The operation mode and the clock source must be determined by the RMCR and TRCSR1. Then data reception is enabled by the RE bit in the TRCSR1. If this bit is set, the Port C Bit 1 (Rx) is forced to an SCI input.

If an external clock is selected, eight clock pulses are input to the Port C Bit 2 (SCLK) and a byte is input to the Port C Bit 1 (Rx) synchronously with the clock. The MCU transfers the byte to the Receive Shift Register and then to the Receive Data Register synchronously with the clock, finally sets RDRF bit. If more than eight external clock pulses are input, the MCU ignores the surplus clock pulses. RDRF must be cleared when the Port C Bit 2 (SCLK) is in a high state because the MCU starts the next byte reception as soon as the RDRF is cleared.

If an internal clock is selected, eight clock pulses are output when RE bit is set. A byte should be input synchronizing with this clock pulses. When the first byte is received, the RDRF bit is set. Then clearing the RDRF causes the clock to be output and initiates the next byte reception. Transmission and reception can be simultaneously performed by sharing the same clock.



A/D CONVERTER

The HD63705Z0 has an analog-to-digital converter implemented on the chip using a successive approximation technique with ladder resistance. It provides 8-bit resolution and eight analog inputs.

The A/D converter has the following registers.

- A/D Control and Status Register (8-bit)
- A/D Result Register (8-bit) •




Fig. 52 A/D Converter Block Diagram

A/D Control and Status Register (ADCSR; \$0010)

The A/D Control and Status Register (ADCSR) provides the bits which select the A/D conversion time and the analog input pin and verify the start and end of A/D conversion. The ADCSR is cleared by reset.

The individual bits are discussed below.

	7	6	5	4	3	2	1	0	
1	ADEF	ADS	EADEI	CH2	CH1	СНО	ACS1	ACS0	ADCSR : \$0010 Reset (\$00)
	R	w	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 0 ACS0 (A/D Clock Select 0) Bit 1 ACS1 (A/D Clock Select 1)

These two bits are used to select the A/D conversion time at a given system clock frequency. The minimal A/D conversion time is 34 μ s.

ACS1	ACS0	f=1.0MHz	f=1.5MHz	f=2.0MHz
0	0	34µs		
0	1	68µs	45.3μs	34µs
1	0	136µs	90.6µs	68µs

Bit 2 CH0 (Analog Channel Select 0)

Bit 3 CH1 (Analog Channel Select 1)

Bit 4 CH2 (Analog Channel Select 2)

These three bits are used to select the analog channel input.

CH2	CH1	СНО	Channel
0	0	0	AN ₀
0	0	1	AN ₁
0	1	0	AN ₂
0	1	1	AN ₃
1	0	0	AN4
1	0	1	AN ₅
1	1	0	AN ₆
1	1	1	AN ₇

Bit 5 EADEI (Enable A/D End Interrupt)

If EADEI bit is set, an A/D interrupt occurs at completion of A/D conversion. If cleared, the interrupt is masked.

🕲 HITACHI

1.2010

EADEI = 0 A/D End Interrupt Masked EADEI = 1 A/D End Interrupt Enabled

Bit 6 ADS (A/D Start)

The ADS bit is a write-only bit. Writing a 1 to this bit starts an A/D conversion. When additional 1 is written during the A/D conversion (ADS = 1), the conversion is restarted.

After completion of an A/D conversion, the data converted is transferred into the A/D Result Register and then the ADS bit is cleared.


Bit 7 ADEF (A/D End Flag)

This read-only bit is set after completion of an A/D conversion, that is, when data is transferred to the A/D Result Register and then the ADS is cleared. This bit is cleared by reading the A/D Control and Status Register, then the A/D Result Register.

This is an 8-bit register which consists of three read-only

are discussed

• A/D Result Register (ADRR; \$0011)



The A/D Result Register is an 8-bit read-only register. Data may not be read during A/D conversion. A converted data is held until the next conversion is started. Reset does not affect this register.

MISCELLANEOUS REGISTER

affect	bits, a write-only bit and four read/write bits. The individual bits in the miscellaneous register
	below.

Miscellaneous Register (MR) (\$003B)

7	6	5	4	3	2	1	0	
Tinı /PC7	Touti /PC6	PULSE OUT	RAME	STBY PWR	MS ₂	MS1	MS₀	(MR : \$003B)
R/W	R/W	w	R/W	R/W	R	R	R	
(0	0	0	1	*	_	_	—)	At Reset

*This bit is cleared by power OFF.

Bit 0 MS0 (Mode Status 0)

Bit 1 MS1 (Mode Status 1)


Bit 2 MS2 (Mode Status 2)

These three bits are read-only bits. These bits are set in response to a positive edge of the \overline{RES} signal to indicate the operating mode.

MS ₂	MS ₁	MS ₀	Operating Mode
0	0	1	Mode 1
0	1	0	Mode 2
1	0	1	Mode 5
1	1	0	Mode 6

Bit 3 STBY PWR (Standby Power bit)

This bit is cleared when V_{CC} is not supplied. This is a read/ write flag bit which the user can read by software. If the MCU enters the standby mode with this bit set and this bit is still




Bit 4 RAME (RAM Enable)

This control bit allows the user to disable the internal RAM. MCU reset sets this bit and enables the internal RAM. If this bit is cleared, the internal RAM becomes invalid and the CPU can read data from the external memory in mode 1 and mode 2. It is necessary to clear this bit before the MCU enters the standby mode for protecting RAM data. When the MCU leaves the mode, this bit is set.

RAME = 0 Internal **RAM** disabled **RAME = 1** Internal **RAM** enabled

Bit 5 PULSE OUT (Pulse Out)

This is a write-only bit. When both Data Direction Register bit and Data Register bit for Port J bit 2 are set, 0's are output from PJ_2/RDY pin for four cycles by setting PULSE OUT bits.



PULSE Out Timing



Bit 6 Tout: /PC6

This bit is used to determine the PC₆ (Tout1) pin configuration. If this bit is set, PC_6 (Tout1) is used as timer output 1. If cleared, PC₆ (Tout1) is used as a data I/O line.

This bit is cleared by reset.

 $Tout_1/PC_6 = 0$ PC₆ enabled, Tout_1 disabled $Tout_1/PC_6 = 1$ PC₆ disabled, Tout_1 enabled

Bit 7 Tin1/PC7

This bit is used to determine the PC_7 (Tin1) pin configuration. If this bit is set, PC₇ (Tin1) is used as timer input 1. If cleared, PC_7 (Tin1) is used as a data I/O line.

This bit is cleared by reset.

 $Tin_1/PC_7 = 0$ PC₇ enabled, Tin₁ disabled $Tin_1/PC_7 = 1 PC_7$ disabled, Tin_1 enabled

DIRECT PAGE REGISTER

Direct Page Register (DPR; \$003D)

This is an 8-bit read/write register. It is a CPU register but can also be used as an external register which is located in the memory space.

Responding to direct addressing instruction execution, the contents of the Direct Page Register are output to the eight high-order address bus lines. The operand of the instruction appears at the low-order address lines.

The Direct Page Register is cleared by reset. If nothing is written to the Direct Page Register after reset, the instructions in the direct page addressing mode are compatible with 6305U/ V and 6305 X/Y series.

The Direct Page Register can be read/written by loading/ storing the location \$003D.




Fig. 53 Direct Page Register Function



INTERRUPT CONTROL REGISTER

Interrupt Control Register (INTCR; \$003C)

All these bits are set to \$FF during reset.

Bit 0 A/D interrupt enable (ADIE)

This bit controls the A/D interrupt at completion of an A/D conversion. The interrupt is masked when ADIE bit is cleared and allowed when ADIE bit is set.

ADIE = 0 A/D interrupt masked ADIE = 1 A/D interrupt allowed

Bit 1 $\overline{INT_2}$ interrupt enable ($\overline{INT_2E}$)

This bit controls the $\overline{INT_2}$ interrupt. The interrupt is masked when $\overline{INT_2}E$ bit is cleared and allowed when $\overline{INT_2}E$ bit is set.

 $\overline{INT_2}E = 0$ $\overline{INT_2}$ interrupt masked $\overline{INT_2}E = 1$ $\overline{INT_2}$ interrupt allowed

Bit 2 SCI interrupt enable (SCIE)

This bit controls the SCI interrupt. The interrupt is masked when SCIE bit is cleared and allowed when SCIE bit is set.

SCIE = 0 SCI interrupt masked

SCI interrupt allowed SCIE = 1

Bit 3 PCI interrupt enable (PCIE)

This bit controls the PCI interrupt. The interrupt is masked when PCIE bit is cleared and allowed when PCIE bit is set.

- PCIE = 0 PCI interrupt masked
- PCIE = 1 PCI interrupt allowed

The Interrupt Control Register is an 8-bit read/write register which is used to control interrupts.

The individual bits in the register are discussed below.

7	6	5	4	3	2	1	0	_
ĪNTıE	Timer1E	Timer2E	Timer3E	PCIE	SCIE	INT₂E	ADIE	INTCR: \$003C R/W

Bit 4 Timer 3 Interrupt Enable (Timer 3E)

Bit 5 Timer 2 Interrupt Enable (Timer 2E)

Bit 6 Timer 1 Interrupt Enable (Timer 1E)

These bits control the timer interrupts. Timer NE = 0Timer N interrupt masked Timer NE = 1Timer N interrupt allowed N = 1, 2, 3

Bit 7 INT₁ Interrupt Enable (INT₁E)

This bit controls the $\overline{INT_1}$ interrupt. The interrupt is masked if $\overline{INT_1}E$ bit is cleared and allowed if $\overline{INT_1}E$ bit is set.

 $\overline{\frac{INT_1}{INT_1}E} = 0 \qquad \overline{\frac{INT_1}{INT_1}} \text{ interrupt masked} \\ \overline{INT_1E} = 1 \qquad \overline{\frac{INT_1}{INT_1}} \text{ interrupt allowed}$

INTERRUPT

The HD63705Z0 MCU may be interrupted by one of eleven different methods: through external interrupt input pins (RES, $\overline{\text{NMI}}$, $\overline{\text{INT}_1}$ and $\overline{\text{INT}_2}$ ($\overline{\text{STB}}$)), hardware interrupt requests (Timer 1, Timer 2, Timer 3, PCI, SCI and A/D) and a software interrupt instruction (SWI). All interrupts except RES, NMI and SWI are maskable. For the $\overline{INT_1}$ interrupt, either a negative sensitive trigger of a V_{IL} level-sensitive trigger is available as an option.

The interrupts are controlled by the Interrupt Control Register (INTCR; \$003C) and individual interrupt (INT₁, INT₂ (STB), Timer 1, Timer 2, Timer 3, PCI, SCI or A/D) control registers.

Table 18 Interrupt Summary

Driguitur	Vector	Address		Maskability
Priority	MSB	LSB	Interrupt	Waskability
Highest	1FFE	1FFF	RES	Nonmaskable (L)
	1FFC	1FFD	NMI	Nonmaskable (N)
	1FFA	1FFB	SWI	Nonmaskable (S)
	1FF8	1FF9	ÎNT ₁	Maskable (N/L)
	1FF6	1FF7	Timer 1	Maskable
	1FF4	1FF5	Timer 2	Maskable
	1FF2	1FF3	Timer 3	Maskable
	1FF0	1FF1	PCI	Maskable
	1FEE	1FEF	SCI	Maskable
ł	1FEC	1FED	INT ₂ (STB)	Maskable (N)
Lowest	1FEA	1FEB	A/D	Maskable

N: Negative edge-sensitive interrupt

L : Level-sensitive interrupt

S: Software interrupt



Reset (RES)

The MCU is reset by applying a logic low to the $\overline{\text{RES}}$ input. Reset initializes or holds the internal registers as shown in Table 19.

Nonmaskable interrupt (NMI)

An NMI request is generated by a high-to-low voltage transition on the NMI pin, but the interrupt is pending until the current instruction execution is completed. The interrupt mask bit in the Condition Code Register does not affect the NMI. When the current instruction is completed, processing is suspended, the current contents of the Program Counter, Index Register, Accumulator, Condition Code Register and Direct Page Register are pushed onto the stack, the address of the interrupt routine is obtained from the appropriate interrupt vector address (\$1FFC and \$1FFD), transferred to the Program Counter and the interrupt routine is executed.

The NMI cannot be masked. Upon completion of the interrupt service routine, the RTI instruction causes the register contents to be recovered from the stack, then allows the MCU to resume processing of the program.

• **INT**₁

This interrupt is produced by an input to the $\overline{INT_1}$ pin. The $\overline{INT_1}$ interrupt request can be cleared by writing a 0 to the bit 6 of the Port A Control and Status Register (\$000F). Either a VIL level-sensitive trigger or a negative edge-sensitive trigger is available as an option. The option is selected by the bit 0 in the Port A Control and Status Register. If this bit is clear, INT1 is a negative edge-sensitive interrupt. If set, $\overline{INT_1}$ is a levelsensitive interrupt. When the interrupt occurs, the current instruction execution is completed, processing is suspended, the present MCU state is pushed onto the stack, the interrupt mask bit (I bit) in the Condition Code Register is set and the MCU begins the interrupt sequence. The interrupt service routine normally ends with a RTI instruction which causes the MCU state to be recovered from the stack followed by a return to normal processing.

• INT₂ (STB)

An $\overline{INT_2}$ (STB) interrupt request is generated on an $\overline{INT_2}$ negative edge and is controlled by the bit 5 in the Port A Control and Status Register. If this bit is clear, an interrupt will be masked. If set, and $\overline{INT_2}$ interrupt will be enabled. The interrupt request can be cleared by writing a 0 to the bit 7 of the port A Control and Status Register.

The $\overline{INT_2}$ (STB) can be used as an input data latch signal for Port B. If the bit 3 in the Port A Control and Status Register is set, an $\overline{INT_2}$ interrupt occurs on a negative edge of the $\overline{INT_2}$ signal, which allows Port B to latch data.

Timer 1 Interrupt

A Timer 1 interrupt occurs if any one of the following occurs:

- The Timer Overflow Flag (TOF) bit is set when the Enable Timer Overflow Interrupt (ÉTOI) bit has been set.
- The Output Compare Flag (OCF) bit is set when the Enable Output Compare Interrupt (EOCI) bit has been set.
- The Input Capture Flag (ICF) bit is set when the Enable Input Capture Interrupt (EICI) bit has been set.

When a Timer 1 interrupt occurs, the present MCU state is pushed onto the stack, the interrupt mask bit (I bit) in the Condition Code Register is set, and the Timer 1 interrupt

routine is executed.

Software in the Timer 1 interrupt routine must determine the cause of the Timer 1 interrupts by examining the Timer Control and Status Register (TCSR1).

• Timer 2 Interrupt

A Timer 2 interrupt occurs when the Count Match Flag 2 (CMF2) bit is set provided the Enable Count Match 2 Interrupt (ECM2I) bit has been set.

Timer 3 Interrupt

The Timer 3 interrupt occurs when the Count Match Flag 3 (CMF3) bit is set provided the Enable Count Match 3 Interrupt (ECM3I) bit has been set.

PCI Interrupt

An interrupt in the PCI occurs if any one of the following occurs

- The Master Read End Flag (MREF) bit is set if the Enable Master Read Interrupt (EMRI) bit has been set.
 - The Master Write End Flag (MWEF) bit is set if the • Enable Master Write Interrupt (EMWI) bit has been set.

SCI Interrupt

An interrupt in the SCI occurs if any one of the following occurs:

- The Transmit Register Empty (TDRE) bit is set provided the Transmit Interrupt Enable (TIE) bit has been set.
- The Overrun/Framing Error (ORFE) bit is set provided the Receive Interrupt Enable (RIE) bit has been set.
- The Receive Data Register Full (RDRF) bit is set provided the RIE bit has been set.

Software in the SCI interrupt routine must determine cause of the SCI interrupts by examining the Transmit/Receive Control and Status Register 1 or Transmit/Receive Control and Status Register 2.

A/D interrupt

The A/D interrupt occurs if the A/D End Flag (ADEF) bit is set if the Enable A/D End Interrupt (EADEI) bit has been set.

Software Interrupt (SWI)

The SWI is an executable instruction. When the SWI instruction is executed, the current MCU state is pushed onto the stack, the interrupt mask (I) bit in the Condition Code Register is set, and then the SWI interrupt routine is executed. The interrupt service routine normally ends with a RTI instruction which causes the MCU state to be recovered from the stack followed by a return to normal processing.

LOW POWER MODES

The HD63705Z0 has three low power modes: wait, stop, and standby.

• Wait Mode

The MCU enters the wait mode by the execution of WAIT instruction. In this mode, the internal oscillator remains active but the internal clock is not provided to the CPU, which causes the CPU processing to be stopped. The timer, PCI, SCI and A/D converter remain active; however, these functions cannot be triggered after the MCU enters the wait mode. All registers, RAM and I/O pins remain in their previous state.

HITACHI


The MCU can be released from this mode by interrupts $(\overline{NMI}, \overline{INT_1}, \operatorname{Timer 1}, \operatorname{Timer 2}, \operatorname{Timer 3}, PCI, SCI, \overline{INT_2}$ (STB), A/D), RES and STBY. The RES signal resets the MCU and the STBY signal puts the MCU in the standby mode to be described later. Once the CPU accepts an interrupt, the MCU reverts from the wait mode to the active mode and then executes the interrupt routine. However, if interrupts other than \overline{NMI} ($\overline{INT_1}'$, Timer 1, Timer 2, Timer 3, PCI, SCI, $\overline{INT_2}$ (STB), A/D) are masked by the Interrupt Control Register or $\overline{INT_1}$, Timer 1, Timer 2, Timer 3, PCI, SCI, $\overline{INT_2}$ (STB) or A/D interrupt request, no interrupt is requested and the MCU remains in the wait mode.

Stop Mode

The MCU enters the stop mode by the execution of STOP instruction. In the stop mode, the internal oscillator is turned off, causing the CPU processing and peripherals to be halted. All registers, RAM, and input/output pins remain in their previous state.

The MCU is released from this mode by external interrupts $(\overline{NMI}, \overline{INT_1}, \overline{INT_2}, (\overline{STB}), \overline{RES}$ and \overline{STBY} . The RES resets the MCU and the \overline{STBY} puts the MCU in the standby mode to be described later. Once an interrupt is accepted, the CPU reverts from the stop mode to the active mode and executes the interrupt routine. However, if $\overline{INT_1}$, $\overline{INT_2}$ (\overline{STB}) interrupts are masked by the Interrupt Control Register or $\overline{INT_1}$, $\overline{INT_2}$ (\overline{STB}), or interrupt request, there is no interrupt request, so the MCU does not leave the stop mode.

Fig. 56 shows a timing diagram of the release from the stop mode. In case of release caused by an interrupt, the internal oscillator is activated upon input of the interrupt and after a delay time that allows the oscillator to stabilize the CPU becomes active. In case of release by RES input, logic low on the RES starts the internal oscillator and then a logic high on the RES resumes the CPU processing. The duration of RES = low must not be less than T_{osc} to allow the oscillator to stabilize.



(b) Restart by Reset

Fig. 54 Timing of Release from Stop Mode



Standby Mode

The MCU enters the standby mode when applying a logic low to the STBY input. In this mode, all clocks are halted and the MCU internal state is reset; however, the contents of RAM is held because power is still supplied to the HD63705ZO. All pins except power supply pins (V_{CC}, V_{SS}, AV_{CC} and AV_{SS}), STBY pin and XTAL pin (which outputs a logic low) are put in a high impedance state.

Logic high on the STBY pin allows the MCU to leave this mode; the internal oscillator is turned on and after a delay time that allows the oscillator to stabilize, the CPU is reset to resume the CPU processing. Refer to the timing diagram in Fig. 55.




Fig. 55 Timing of Release from Standby Mode




Fig. 56 Transition among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset Mode



					S	tate							
Mode	St	arted by	Oscillator	CPU	Timer, SCI PCI, A/D	Register	RAM	I/O	Address Bus	Data Bus	E	R∕₩	Released by
Wait Mode	Soft-	WAIT instruction	A	S	A	к	к	к	1FFF	т	A	н	$\label{eq:stars} \hline $ \overline{STBY}, \overline{RES}$ or $ \overline{NMI}, \overline{INT_1}, $ \overline{INT_2}, \overline{Timer} 1, $ \overline{Timer} 2, \overline{Timer} 1, $ \overline{Timer} 2, \overline{Timer} 3, SCI, PCI or $ A/D$ interrupt $ A/D$ interrupt $ \overline{Timer} 1, $ \overline{Timer} 1,$
Stop Mode	ware	STOP instruction	S	s	S	к	к	к	1FFF	т	L	H	$\frac{\overline{\text{STBY}}, \overline{\text{RES}},}{\overline{\text{NMI}}, \overline{\text{INT}}_1,}$ $\overline{\text{INT}}_2$
Standby Mode	Hard- ware	STBY = low	S	s	S	_	к	т	т	т	т	т	STBY = High
Reset	Hard- ware	RES = low	Α	s	S	ł	к	т	1FFF	т	A	н	RES = High

Table 19 State of the MCU in Low Power Modes and Reset Mode

H: High, L: Low, T: High Impedance

K: Data is held on output ports and input ports are in high impedance states.

A : Active, S : Stopped, I : Initialized

ADDRESSING MODE

The HD63705Z0 MCU has ten addressing modes. They are explained in the following paragraphs.

• Immediate

See Fig. 57. The immediate addressing mode provides access to a constant which does not change during program execution. This access requires an instruction length of 2 bytes. The Effective Address (EA) is the contents of the Program Counter (PC) and the operand is fetched from the byte following the operation code (opcode).

Direct

See Fig. 58. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can directly address the lowest 256 bytes in memory. 192 bytes of RAM and I/O registers are located in page zero so that the direct addressing mode may be utilized.

After reset, the Direct Page Register (DPR) is set to page zero; however, pages 0 through 255 can be directly addressed by setting corresponding bits in DPR.

Extended

See Fig. 59. Extended addressing is used for referencing to all memory locations. The EA is contained in the two bytes following the opcode. An extended addressing instruction requires a length of 3 bytes.

Relative

See Fig. 60. Relative addressing is only used in branch instructions. When a branch occurs, the contents of the byte following the opcode is added to the PC. EA = (PC)+2+Rel. Where (PC) indicates the contents of the PC and Rel. indicates the 8-bit signed data in the location following the instruction opcode. If no branch occurs, Rel. = 0. When a branch takes place, the program jumps to any byte within the range +129 to -127 of the present instruction. These branch instructions are

78

two bytes long.

Indexed (No Offset)

See Fig. 61. This addressing mode can access the lowest 256 memory locations. These instructions are one byte long. The EA is the contents of the Index Register.

Indexed (8-bit Offset)

See Fig. 62. The EA is the sum of the contents of Index Register and byte following the opcode. This addressing mode can access the lowest 511 memory locations. These instructions are 2 bytes long.

Indexed (16-bit Offset)

See Fig. 63. The EA is the sum of the contents of the Index Register and two bytes following the opcode. This addressing mode can access all memory locations. In this mode all instructions are three bytes long.

Bit Set/Clear

See Fig. 64. This addressing mode is available to the BSET and BCLR instructions which can set or clear any bit on page 0. The lower 3 bits of the opcode specify the bit to be set or cleared. The byte following the opcode indicates an address within page 0.

On reset Direct Page Register (DPR) is set to page zero; however, setting desired bits in DPR allows the bit set/clear addressing to be applicable to pages 0 through 255 in memory.

• Bit Test and Branch

See Fig. 65. This addressing mode is available to the BRSET and BRCLR instructions which can test the bits within page 0 and can be branched in the relative addressing mode. The address of the byte to be tested is in the second byte following the opcode byte. Individual bits in the byte are specified by the lower 3 bits of the opcode. The relative value is in the third byte and is added to the PC when a branch condition is met. These



instructions are 3 bytes long. The result of the test is written in the carry bit of the Condition Code Register. Setting desired bits in the Direct Page Register allows the bit test and branch addressing to be applicable to pages 0 through 255 in memory.

Implied

See Fig. 66. The implied addressing mode has no EA. All information necessary to execute the instruction is contained in the opcode. Direct manipulation in the Accumulator and Index Register is included in this implied addressing mode. Instructions such as SWI and RTI are also used in this mode. All instructions used in this mode are one byte long.




Fig. 57 Example of Immediate Addressing




Fig. 58 Example of Direct Addressing




Fig. 59 Example of Extended Addressing



This Material Copyrighted By Its Respective Manufacturer




Fig. 60 Example of Relative Addressing




Fig. 61 Example of Indexed Addressing (no offset)




Fig. 62 Example of Indexed Addressing (8 bit offset)







Fig. 63 Example of Indexed Addressing (16 bit offset)








Fig. 65 Example of Bit Test and Branch Addressing



101.0




Fig. 66 Example of Implied Addressing

INSTRUCTION SET

The HD63705Z0 MCU has 63 basic instructions. They can be classified into five categories: register/memory, read/modify/ write, branch, bit manipulation, and control. The details of each instruction are shown in the following tables. All the instructions in a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other is obtained from memory by using one of the addressing modes. The unconditional jump (JMP) and the jump to subroutine (JSR) instructions have no register operand. See Table 20.

Read/Modify/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for zero (TST) instruction is an exception to the read/modify/write instructions since it does not write data. See Table 21.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. See Table 22.

Bit Manipulation Instructions

These instructions are used on any bit in the memory. Two groups are available; one either sets or clears and the other performs the bit test and branch operations. See Table 23.

• Control Instructions

These instructions control the MCU operation during program execution. See Table 24.

• Alphabetical Listing

Table 25 lists the complete instruction set in alphabetical order.

Operation Code Map

Table 26 is an operation code map for the instructions used on the MCU.



								F	ddr	essir	ng M	ode	5							Boolean/		Co	nditi	on	
												iexe	- 1		lexe			dexe		Arithmetic	1	-	Code		
Operations	Mnemonic	Imn	nedi	ate	D	irec	t	Ext	ende		<u> </u>		iet)	(8-Bi	_	iset)			fset)	Operation	н	ī	N	Z	С
		OP	#	~	OP	#	_	OP	#		-	#	-	OP	#	4	OP D6	# 3	~	M-→A	•	•	^	~	•
Load A from Memory	LDA	A6	2	2		2	-	C6			F6	1	3	E6	2	4	DE	_	5	M→X	•	٠	^	^	٠
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	-	4	FE	1	3	EE	2	4	D7	3	5	A→M		•	^	^	•
Store A in Memory	STA				B7	2	3	C7	3	4	F7	1	4	E7		4	DF	<u> </u>	5	X→M		•	^	~	•
Store X in Memory	STX				BF	2	3	CF	3	4	FF	1	4	EF	2		DB		5	A+M→A		•			^
Add Memory to A	ADD	AB	2	2	BB	2	3	СВ	3	4	FB	1	3	EB	2	4	UB	3	5	AT 11-10				-	
Add Memory and Carry					вэ	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	^	•	^	^	^
to A	ADC	A9	↓	2		-	3	co		4	FO	1	3	EO	2	4	DO	3	5	A−M→A	•	٠	^	^	^
Subtract Memory	SUB	A0	2	2	во	2	3	0	3	-	10			1-	-	+	+		+				1	Γ	
Subtract Memory from												١.	3	E2	2		D2	3	5	A-M-C→A			\ <u>\</u>	^	^
A with Borrow	SBC	A2	+	2		+	3	C2		4	F2	1	<u> </u>	E4	2	+	+	-	5	A · M→A	•		1	1	•
AND Memory to A	AND	A4	2	2	+	_	3	C4	- ·	4	F4	1	3	E4	2		1-	+-	5	A+M→A		•	1	1	•
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2		107	+-	+-			+	+	1-	+
Exclusive OR Memory	EOR	AB	2	2	B8	2	3	СВ	3	4	F8	1	3	E8	2	4	DE	3 3	5	A⊕M→A	•	•	^	^	•
with A	EOR			+-	-	+-	+	+	+-	ł	┼─	╀─	1	+	+	+	+-	\uparrow							
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D	3	5	A-M	•	•	<u>^</u>	<u> </u> ^	1^
Arithmetic Compare X		A	3 2	2	вз	3 2	3	c	3 3	4	F3	,	3	E3	2	4	. D:	3 3	5	X-M	•			^	^
with Memory	СРХ	-		+		<u>_</u>	Ť	+-	+	+	+	+	+	-	1	╉	+	+	-						
Bit Test Memory with				1.	в	5 2	3	C	5 3	4	F5	1	3	ES	2	4	D	5 3	5	A·M	•		• ^	^	•
A (Logical Compare)	BIT	A!	+		-	-	+	-+		+		-	+-		-			c 3	4	· · · · · · · · · · · · · · · · · · ·	•	•	•	•	•
Jump Unconditional	JMP	Ŀ	· ···	-		+		-		-	+ -	+-	-	-	+	-	5 DI		-+-	7					
Jump to Subroutine	JSR	-			BI	D 2	6	CI	<u>)</u> 3	7	FC	11	6		14	<u> </u>	10	<u> </u>	·			-		_	

Table 20 Register/Memory Instructions

Symbols: Op = Operation # = Number of bytes ~ = Number of cycles

Table 21 Read/Modify/Write Instructions

	<u> </u>	<u> </u>					Ac	Idres	sing	Мо	des								Cor	diti	on	
		<u> </u>		1							Inc	jexe	d	ind	dexe	ed	Boolean/Arithmetic Operation			Code		
Operations	Mnemonic	Imp	blied	(A)	Imp	olied	(X)	C)irec	t	(No	Offs	set)	(8-8	it Of	iset)			. 1		- 1	С
		OP	#	~	OP	#	~	OP	#	~	OP	#	~	OP	#	~		н	4	N	Z	
ncrement	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	$A+1 \rightarrow A \text{ or } X+1 \rightarrow X \text{ or } M+1 \rightarrow M$	•	•	^		
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7 A	1	5	6A	2	6	$A - 1 \rightarrow A \text{ or } X - 1 \rightarrow X \text{ or } M - 1 \rightarrow M$		•	ō	1	
Clear	CLR	4F	1	2	5F	1	2	ЗF	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M	•		^		
Complement	COM	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	A→A or X→X or M→M	-	-	Ĥ	<u> </u>	ŀ
Negate		1			Γ											[00-A→A or 00-X→X	•		^	^	
(2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	or 00−M→M	-	-	<u> ^</u> _	<u> </u>	F
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6		•	•	^	^	Ĺ
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6		•	•	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Ď-Ů <u>Ă«ĂĂĂĂĂ</u>	•	•	^	^	ľ
Logical Shift Right	LSR	44	1	2	54	4 1	2	34	1 2	5	74	1	5	64	2	6	•- <u></u>	•	•	0	^	ļ
Arithmetic Shift Right	ASR	47	/ 1	2	57	, ,	2	37	7 2	5	77	1	5	67	2	6		•	•	^	^	
Arithmetic Shift Left	ASL	48	3 1	2	51	3 1	2	38	3 2	5	78	1	5	68	2	6	Equal to LSL	•	•	_^	<u> ^</u>	+
Test for Negative		T		Т								1										
or Zero	TST	40	2 1	2	51	D 1	2	31	2	4	70	1	4	60	+-	- <u>+</u>		+•	-	<u> </u>	+	+
Multiply	MUL	4	2 1	11	1 -			- [-	· -	- -	- -	·1 -	· -	- 1 -	· 1 -	-1-	- X×A→X:A	`			_	

Multiply

Symbols: Op = Operation

= Number of bytes ~ = Number of cycles



		Addre	essing	Modes		0	تامم	tion	C -	da
Operations	Mnemonic	٢	Relativ	e	Branch Test		mui	tion		ue
		OP	#	~		Н	Ι	N	Z	C
Branch Always	BRA	20	2	3	None	•	٠	•	•	
Branch Never	BRN	21	2	3	None	•	٠	•	•	•
Branch IF Higher	BHI	22	2	3	C+Z=0	•	۲	٠	•	•
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	•	٠	٠	•	•
Branch IF Carry Clear	BCC	24	2	3	C=0	•	٠	٠	•	•
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	•	•	•	•	•
Branch IF Carry Set	BCS	25	2	3	C=1	•	٠	•	•	•
(Branch IF Lower)	(BLO)	25	2	3	C=1	•	٠	•	٠	•
Branch IF Not Equal	BNE	26	2	3	Z=0	•	٠	•	٠	•
Branch IF Equal	BEQ	27	2	3	Z=1	•	•	•	•	•
Branch IF Half Carry Clear	BHCC	28	2	3	H=0	•	٠	•	•	•
Branch IF Half Carry Set	BHCS	29	2	3	H=1	•	٠	•	٠	•
Branch IF Plus	BPL	2A	2	3	N=0	•	٠	٠	٠	•
Branch IF Minus	BMI	2B	2	3	N=1	•	٠	•	٠	•
Branch IF Interrupt Mask										
Bit is Clear	BMC	2C	2	3	1=0	•	•	•	•	•
Branch IF Interrupt Mask										
Bit is Set	BMS	2D	2	3	I = 1	•	•	•	•	•
Branch IF Interrupt Line										
is Low	BIL	2E	2	3	NMI=0	•	•	•	•	•
Branch IF Interrupt Line	1			••••						
is High	ВІН	2F	2	3	NMI= 1	•	•	٠	•	
Branch to Subroutine	BSR	AD	2	6	<u> </u>	•	٠	•	٠	•

Table 22 Branch Instructions

Symbols: Op = Operation # = Number of bytes ~ = Number of cycles

.

Table 23 Bit Manipulation Instructions

		Α	/qqı	ess	ing Mode	S		Boolean/	_					
Operations	Mnemonic	Bit Set,	Clea	ar	Bit Test an	d Bra	nch	Arithmetic	Branch		ond	tio	n Co	ode
		OP	#	~	OP	#	-	Operation	Test	н	1	N	Z	C
Branch IF Bit n is set	BRSET n(n=07)		—	[_	2·⊓	3	5	— — — — — — — — — — — — — — — — — — —	Mn=1	•	٠	•	•	^
Branch IF Bit n is clear	BRCLR n(n=07)	-	-	-	01+2·n	3	5		Mn=0	•	٠	۲	•	
Set Bit n	BSET n(n=07)	10+2·n	2	5	-	_	1-	1→Mn		•	•	•	•	•
Clear Bit n.	BCLR n(n=07)	11+2·n	2	5			- 1	0→Mn		•	•	•	•	•

Symbols: Op = Operation # = Number of bytes ~ = Number of cycles



		Addre	essing M	lodes	Boolean Operation		Cond	lition	Code	*
Operations	Mnemonic	١r	nplied		Bolisari Operationi	н		N	7	С
0,000		OP	#	~		<u></u>	<u> </u>		-	-
Transfer A to X	TAX	97	1	2	A→X	-	•			-
Transfer X to A	TXA	9F	1	2	X→A	•				1
Set Carry Bit	SEC	99	1	1	1→C	•	•	•		0
Clear Carry Bit	CLC	98	1	1	0→C	-	1	-		
Set Interrupt Mask Bit	SEI	9 B	1	2	1→I	•	0			
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	•	1	-		
Software Interrupt	SWI	83	1	11		•	-			
Return from Subroutine	RTS	81	1	6		- 2	2	2	2	2
Return from Interrupt	RTI	80	1	9		:	+ !			
Reset Stack Pointer	RSP	9C	1	2	O17F→SP	•	-	-		
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	-	+-	-		+
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD characters into BCD format	•	-			
Stop	STOP	8E	1	4	0→1	•	_		-	+-
Wait	WAIT	8F	1	4	0 → I	•	0	1		

Table 24 Control Instructions

*Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.) Symbols: Op = Operation # = Number of bytes ~ = Number of cycles

					Address	ing Modes					C	ond	ition	Cod	1e
Mnemonic						Indexed	Indexed	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	с
	Implied	Immediate	Direct	Extended	Relative	(No Offset)	(8-Bit)	·	Ciedi			•		~	^
ADC		×	×	×		×	×	×		<u> </u>		•	_		1
ADD	<u> </u>	×	×	×		×	×	×		+		•			
AND		×	×	×		×	×	×		+		•	~	~	1
ASL	×		×			×	×					•	_	~	1
ASR	×		×			×	×			+	•	•			
BCC					×				×	<u> </u>	•	-	•		1
BCLR							ļ	+	×	<u> </u>	•	•	•	•	t
BCS	+				×		╡				•	•	•	•	t,
BEQ					×			+	<u> </u>		-	•	•		+
BHCC					×						•	-	•	•	
BHCS					×			ļ	ļ	+	-		•	•	╉
BHI					×					+		•	•		╀
(BHS)					×			+	┼───		•		•	•	╋
BIH					×			+		+	•	-	•	-	╉
BIL					×						•			1	╉
BIT		×	×	×		×	×	×			•		•		╉
(BLO)		-			×						•			-	╉
BLS		_			×					+			-	-	+
BMC					×							•	-		╀
BMI			1		×				+		•		-	-	+
BMS					×								+	┼╴	+
BNE					×				+			+-	-	+	+
BPL					×				+		+-				+
BRA					×	1					_		1.	tin	

Table 25 Instruction Set (in Alphabetical Order)

Condition Code Symbols: H Half Carry (From Bit 3) I Interrupt Mask

Carry/Borrow С \wedge

٠

?

Test and Set if True, Cleared Otherwise Not Affected

Negative (Sign Bit) Ν

z

Zero

Load CC Register From Stack

HITACHI

															ode
Mnemonic	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	с
BRN					×		· · · ·	11		+	•	•	•	•	•
BRCLR						'				×	•	•	•	•	1
BRSET										×	•	•	•	•	\uparrow
BSET									×	1	•	•	•	•	•
BSR				1 1	×					1	•	•	•	•	•
CLC	×									1	•	•	•	•	0
CLI	×	1									•	Ó	•	•	•
CLR	×		×			×	×			1	•	•	0	1	•
CMP		×	×	×		×	×	×			•	•	1	$\overline{\Lambda}$	
СОМ	×		×			×	×				•	•	\wedge		1
CPX		×	×	×		×	×	×		·†	•	•	$\overline{\Lambda}$		· _
DAA	×			1							•	•			
DEC	×	<u> </u>	×	<u>† </u>		×	×	├───		<u> </u>	•	•			•
EOR		×	×	×		×	×	×		<u> </u>	•	•	\wedge		•
INC	×		×			×	×				•	•			•
JMP			×	×		×	×	×			•	•	•	•	•
JSR		1 1	×	×		×	×	*			•	•	•	•	•
MUL	×	1 1								<u>† – – – – – – – – – – – – – – – – – – –</u>	0	•	•	•	0
LDA		×	×	×		×	×	×			•	•			•
LDX		×	×	×		×	×	×			•	•	^	^	•
LSL	×	<u> </u>	x			×	×				•	•		^	+
LSR			X			×	×				•	•	o	^	
NEG	×	+	×	ł – – ł		×	×				•	•	~	~	
NOP	X					^	^				•	•	•	•	
ORA		×	×	×		×	×	×			•		- 1		ļ
ROL	×		×			×	×				•	•	∧ ∧	^	•
ROR	x	<u> </u>		<u>├</u>		×	×				•			^	^
RSP	x		~									•	^	^	^
RTI	×	I									•	•	•	•	•
RTS	x			├ ───┼							? •	?	?	?	•
SBC	~~	×	×	×		×	×	×			•	•			
SEC	×		~								•	•	•	<u>^</u>	^ 1
SEI		<u>+</u>									•	1	•	•	•
STA	· · · · ·	<u> </u>	×	×		×	×	×				+			-
STOP	×		~					+			•	•	^ •	<u>^</u>	•
STX		· · · · · · · · · · · · · · · · · · ·	×	×		×	×	×				•	+		•
SUB		×	X	×		×	×	×			•	+	^	^	•
SWI	×		<u>^</u>			<u> </u>		<u> </u>			•	•	_	^	^
TAX											•	1	•	•	•
TST	×					~					•	•	•	•	•
TXA	×		×			×	×				•	•	^	^	٠
WAIT	×										•	•	•	•	•

Condition Code Symbols:

Half Carry (From Bit 3) н Т Interrupt Mask

С Carry/Borrow \wedge

Test and Set if True, Cleared Otherwise • ? Not Affected

Negative (Sign Bit) Zero N Z

Load CC Register From Stack

OHITACHI

11

MUL

Г	Bit Mani	pulation	Branch	l	Read/	Modify	//Wri	te	Con	trol		Re	gister,	Memo	οrγ			
ľ	Test &	Set/		010	Α	x	.x1	,xo	IMP	IMP	імм	DIR	EXT	,X2	,X1	,xo		
Ļ	Branch	Clear	Rel	DIR	4	5	6	7	8	9	A	В	С	D	E	F	←	HIGH
	0	1	2	3	4				RTI*				S	UB			0	!
0	BRSETO	BSETO	BRA	ļ		NEG			RTS'					MP			1	1
1	BRCLRO	BCLRO	BRN											BC			2	1
2	BRSET1	BSET1	BHI		MUL	L			-					PX			3	L
3	BRCLR1	BCLR1	BLS			COM			swi.	_							4	ō
4	BRSET2	BSET2	BCC	Ĩ		LSR			-	-	L			ND			5	w
5	BRCLR2	BCLR2	BCS						-		ļ			NT			6	-
6	BRSET3	BSET3	BNE			ROR			-					DA			-	-
7	BRCLR3	BCLR3	BEQ			ASR			-	TAX.	-			TA		STA(+1)	Ĺ	
8	BRSET4	BSET4	BHCC		l	_SL/A	SL		-	CLC				OR			8	
9	BRCLR4	BCLR4	BHCS	<u> </u>		ROL				SEC	T		A	DC			9	-
A	BRSET5	BSET5	BPL	<u>+</u>		DEC			-	CLI.			0	RA			Α	
B	BRCLR5	BCLR5	BMI						-	SEI*			A	DD			В	
-		BSET6	BMC	+		INC				RSP.		T		JMP(-	-1)		С	
C	BRSET6		BMS	TST(-1	<u>1</u>	ST		ST(-1)	DAA	NOP	BSR*	JSF	R(+3)	JSF	₹(+ 2)	JSR(+3)	D]
D	BRCLR6	BCLR6		131(-1	1				STOP			<u> </u>	L	DX			E	1
E	BRSET7	BSET7	BIL				,		WAIT		·	T	S	тх		STX(+1	F	1
F	BRCLR7	BCLR7	BIH			CLF		0 1/5			2/2	2/3		- 1	2/4	+	1-	L.
	3/5	2/5	2/3	2/5	1/2	1/2	2/	6 1/5	1/*	1/1	2/2	2/3	3/4	0/0			1	

Table 26 Operation Code Map

(NOTES) 1. "-" is an undefined operation code.

2. The numbers on the lowest line of each column represent a byte count and number of cycles required (byte count/ cycle count).

The cycle count for the mnemonics asterisked (*) is as follows:

cycle courr				
RTI	9	TAX	2	
RTS	6	RSP	2	
SWI	11	ТХА	2	
DAA	2	BSR	6	
STOP	4	CLI	2	
WAIT	4	SEI	2	
	-			

3. The parenthesized numbers must be added to the cycle count of the instruction.

Additional Instructions

- In addition to the HD6805 instruction set, the following new instructions are used on the HD 63705Z0.
- DAA Converts the contents of the accumulator into BCD code.
- WAIT Causes the MCU to enter the wait mode. For this mode, see "Wait Mode."
- STOP Causes the MCU to enter the stop mode. For this mode, see "Stop Mode".
- MUL Multiply the contents of the index register (X) and the accumulator (A). The high-order product is then stored in the index register (X) and the low-order product is stored in the accumulator (A).



CYCLE-BY-CYCLE OPERATION

Table 27 Cycle-by-cycle Operation

Address Mode & Instructions	Cycles	Cycle#	Address Bus	R/W	Data Bus
IMMEDIATE					
ADC, ADD, AND,	2	1	Op Code Address + 1	1	Operand Data
BIT, CMP, CPX, EOR,		2	Op Code Address+2	1	Next Op Code
LDA, LDX, ORA,		1			
SBC, SUB					
DIRECT	.l			A	· · · · · · · · · · · · · · · · · · ·
ADC, ADD, AND,	3	1	Op Code Address+1	1	Address of Operand
BIT, CMP, CPX,	J	2	Address of Operand	1	Operand Data
EOR, LDA, LDX,		3	Op Code Address + 2	1	Next Op Code
ORA, SBC, SUB					
STA, STX	3	1	Op Code Address + 1	1	Address of Operand
					/Data from Acc.
		2	Address of Operand	0	Data from Ix.
		3	Op Code Address+2	1	Next Op Code
JMP	2	1	Op Code Address+1	1	Jump Address
		2	Jump Address	1	Next Op Code
JSR	6	1	Op Code Address+1	1	Jump Address (LSB)
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Stack Pointer-2	0	DPR
		6	Jump Address	1	First Subroutine Op Code
ASR, CLR, COM,	5	1	Op Code Address+1	1	Address of Operand
DEC, INC, LSL,		2	Address of Operand	1	Operand Data
LSR, NEG, ROL,		3	1FFF	1	Irrelevant Data
ROR		4	Address of Operand	0	New Operand Data
		5	Op Code Address+2	1	Next Op Code
TST	4	1	Op Code Address+1	1	Address of Operand
	1	2	Address of Operand	1	Operand Data
		3	1FFF	1	Irrelevant Data
		4	Op Code Address+2	1	Next Op Code
EXTENDED					
ADC, ADD, AND,	4	1	Op Code Address+1	1	Address of Operand (MSB)
BIT, CMP, CPX,		2	Op Code Address+2	1	Address of Operand (LSB)
EOR, LDA, LDX,		3	Address of Operand	1	Operand Data
ORA, SBC, SUB		4	Op Code Address+3	1	Next Op Code
STA, STX	4	1	Op Code Address+1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	Address of Operand (LSB)
	1	3	Address of Operand	0	Data from Acc.
					Data from IX.
		4	Op Code Address + 3	1	Next Op Code
JMP	3	1	Op Code Address + 1	1	Jump Address (MSB)
		2	Op Code Address+2	1	Jump Address (LSB)
		3	Jump Address	1	Next Op Code
JSR	7	1	Op Code Address + 1	1	Jump Address (MSB)
		2	Op Code Address+2	1	Jump Address (LSB)
		3	1FFF	1	Irrelevant Data
		4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer-1	0	Return Address (MSB)
		6	Stack Pointer – 2	0	DPR First Subroutine Op Code
		/	Jump Address		
INDEXED (No offset)		,			1
ADC, ADD, AND,	3	1	Op Code Address+1	1	Next Op Code
BIT, CMP, CPX,		2	IX	1	Operand Data
EOR, LDA, LDX,		3	Op Code Address + 1	1	Next Op Code
ORA, SBC, SUB					
STA, STX	4	1	Op Code Address+1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	IX	0	(Data from Acc.
					Data from IX.
	1	4	Op Code Address+1	1	Next Op Code

88

(to be continued)

Address Mode & Instructions	Cycles	Cycle#	Address Bus	R/W	Data Bus
NDEXED (No offset)					
ADC, ADD, AND,	3	1	Op Code Address+1	1	Next Op Code
BIT, CMP, CPX,		2	IX	1	Operand Data
EOR, LDA, LDX,		3	Op Code Address+1	1	Next Op Code
DRA, SBC, SUB					
STA, STX	4	1	Op Code Address+1	1	Next Op Code
514, 514	1	2	1FFF	1	Irrelevant Data
				0	Data from Acc.
		3	IX	_	Data from IX.
		4	Op Code Address+1	1	Next Op Code
IMP	2	1	Op Code Address+1	1	Next Op Code
		2	1X	1	First Op Code of Jump Routine
JSR	6	1	Op Code Address+1	1	Next Op Code
J 5K		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Stack Pointer-2	0	DPR
		6	IX	1	First Subroutine Op Code
ASR, CLR, COM,	5	1	Op Code Address+1	1	Next Op Code
DEC, INC, LSL,	-	2	IX	1	Operand Data
LSR. NEG, ROL,		3	1FFF	1	Irrelevant Data
ROR		4	IX	0	New Operand Data
		5	Op Code Address+1	1	Next Op Code
TST	4	1	Op Code Address+1	1	Next Op Code
151		2	l ix	1	Operand Data
		3	1FFF	1	Irrelevant Data
		4	Op Code Address+1	1	Next Op Code
INDEXED (8-bit offset	<u></u>			-	
	4	1	Op Code Address + 1	1	Offset
ADC, ADD, AND,	-	2	1FFF	1	Irrelevant Data
BIT, CMP, CPX,		3	IX+Offset	1	Operand Data
EOR, LDA, LDX,		4	Op Code Address+2	1	Next Op Code
ORA, SBC, SUB			Op Code Address+1	1	Offset
STA, STX	4	1	1FFF	1	irrelevant Data
		1		0	/ Data from Acc.
		3	IX+Offset	0	Data from IX.
		4	Op Code Address+2	1	Next Op Code
	3	1	Op Code Address+1	1	Offset
JMP	3		1FFF	1	Irrelevant Data
		1 2		· ·	
		2	IX+Offset	1	First Op Code of Jump Routine
		3	IX+Offset		First Op Code of Jump Routine Offset
JSR	6	3	IX + Offset Op Code Address + 1	1	
JSR	6	3 1 2	IX+Offset Op Code Address+1 1FFF	1	Offset
JSR	6	3 1 2 3	IX+Offset Op Code Address+1 1FFF Stack Pointer	1 1 1	Offset Irrelevant Data
JSR	6	3 1 2 3 4	IX+Offset Op Code Address+1 1FFF Stack Pointer Stack Pointer-1	1 1 1 0	Offset irrelevant Data Return Address (LSB) Return Address (MSB) DPR
JSR	6	3 1 2 3 4 5	IX+Offset Op Code Address+1 1FFF Stack Pointer	1 1 1 0 0	Offset Irrelevant Data Return Address (LSB) Return Address (MSB)
		3 1 2 3 4 5 6	IX+Offset Op Code Address+1 1FFF Stack Pointer Stack Pointer-1 Stack Pointer-2 IX+Offset	1 1 0 0 0	Offset irrelevant Data Return Address (LSB) Return Address (MSB) DPR
ASR, CLR,COM,	6	3 1 2 3 4 5 6 1	IX+Offset Op Code Address+1 1FFF Stack Pointer Stack Pointer-1 Stack Pointer-2 IX+Offset Op Code Address+1	1 1 0 0 0 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code
ASR, CLR,COM, DEC, INC, LSL,		3 1 2 3 4 5 6 1 2	IX+Offset Op Code Address+1 1FFF Stack Pointer Stack Pointer-1 Stack Pointer-2 IX+Offset Op Code Address+1 1FFF	1 1 0 0 0 1 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset
ASR, CLR,COM, DEC, INC, LSL, LSR, NEG, ROL,		3 1 2 3 4 5 6 1 2 3	IX+Offset Op Code Address+1 1FFF Stack Pointer Stack Pointer-1 Stack Pointer-2 IX+Offset Op Code Address+1 1FFF IX+Offset	1 1 0 0 0 1 1 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset Irrelevant Data
ASR, CLR,COM, DEC, INC, LSL,		3 1 2 3 4 5 6 1 2 3 4	IX+Offset Op Code Address+1 1FFF Stack Pointer Stack Pointer-1 Stack Pointer-2 IX+Offset Op Code Address+1 1FFF IX+Offset IFFF IX+Offset IFFF IX+Offset	1 1 0 0 0 1 1 1 1 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset Irrelevant Data Operand Data
ASR, CLR,COM, DEC, INC, LSL, LSR, NEG, ROL,		3 1 2 3 4 5 6 1 2 3 4 5	IX + Offset Op Code Address + 1 1FFF Stack Pointer Stack Pointer - 1 Stack Pointer - 2 IX + Offset Op Code Address + 1 1FFF IX + Offset 1FFF IX + Offset 1FFF IX + Offset	1 1 0 0 0 1 1 1 1 1 1 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset Irrelevant Data Operand Data Irrelevant Data
ASR, CLR,COM, DEC, INC, LSL, LSR, NEG, ROL, ROR	6	3 1 2 3 4 5 6 1 2 3 4 5 6	IX + Offset Op Code Address + 1 1FFF Stack Pointer Stack Pointer - 1 Stack Pointer - 2 IX + Offset Op Code Address + 1 1FFF IX + Offset 1FFF IX + Offset 0p Code Address + 2	1 1 0 0 0 1 1 1 1 1 1 0	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset Irrelevant Data Operand Data Irrelevant Data New Operand Data
ASR, CLR,COM, DEC, INC, LSL, LSR, NEG, ROL,		3 1 2 3 4 5 6 1 2 3 4 5 6 1 1	IX + Offset Op Code Address + 1 1FFF Stack Pointer Stack Pointer - 1 Stack Pointer - 2 IX + Offset Op Code Address + 1 1FFF IX + Offset 1FFF IX + Offset 0p Code Address + 2 Op Code Address + 1	1 1 0 0 1 1 1 1 1 1 0 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset Irrelevant Data Operand Data Irrelevant Data New Operand Data Next Op Code
ASR, CLR,COM, DEC, INC, LSL, LSR, NEG, ROL, ROR	6	3 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6	IX + Offset Op Code Address + 1 1FFF Stack Pointer Stack Pointer - 1 Stack Pointer - 2 IX + Offset Op Code Address + 1 1FFF IX + Offset 1FFF IX + Offset Op Code Address + 2 Op Code Address + 1 1FFF	1 1 0 0 1 1 1 1 1 1 0 1 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset Irrelevant Data Operand Data Irrelevant Data New Operand Data Next Op Code Offset
ASR, CLR,COM, DEC, INC, LSL, LSR, NEG, ROL, ROR	6	3 1 2 3 4 5 6 1 2 3 4 5 6 1 1	IX + Offset Op Code Address + 1 1FFF Stack Pointer Stack Pointer - 1 Stack Pointer - 2 IX + Offset Op Code Address + 1 1FFF IX + Offset 1FFF IX + Offset 0p Code Address + 2 Op Code Address + 1	1 1 1 0 0 0 1 1 1 1 1 1 0 1 1 1 1	Offset Irrelevant Data Return Address (LSB) Return Address (MSB) DPR First Subroutine Op Code Offset Irrelevant Data Operand Data Irrelevant Data New Operand Data Next Op Code Offset Irrelevant Data

(to be continued)



This Material Copyrighted By Its Respective Manufacturer

I. I.


Address Mode & Instructions	Cycles	Cycle#	Address Bus	R/W	Data Bus
NDEXED (16-bit offset))				
ADC, ADD, AND,	5	1	Op Code Address+1	1	Offset (MSB)
BIT, CMP, CPX,		2	Op Code Address+2	1	Offset (LSB)
EOR, LDA, LDX,		3	1FFF	1 Irrelevant Data	
ORA, SBC, SUB		4	IX+Offset	1	Operand Data
		5	Op Code Address+3	1	Next Op Code
STA, STX	5	1	Op Code Address+1	1	Offset (MSB)
•	-	2	Op Code Address+2	1	Offset (LSB)
		3	1FFF	1	Irrelevant Data
				0	/Data from Acc.
		4	IX+Offset	0	Data from IX.
		5	Op Code Address + 3	1	Next Op Code
JMP	4	1	Op Code Address+1	1	Offset (MSB)
		2	Op Code Address+2	1	Offset (LSB)
		3	1FFF	1	Irrelevant Data
		4	IX+Offset	1	First Op Code of Jump Routine
JSR	7	1	Op Code Address+1	1	Offset (MSB)
		2	Op Code Address+2	1	Offset (LSB)
		3	1FFF	1	Irrelevant Data
		4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer-1	0	Return Address (MSB)
		6	Stack Pointer-2	0	DPR
		7	Ix+Offset	1	First Subroutine Op Code
IMPLIED				_	
				T .	
ASR, CLR, COM,	2	1	Op Code Address+1	1	Next Op Code
DEC, INC, LSL,		2	Op Code Address+1	1	Next Op Code
LSR, NEG, ROL,					
ROR, TST					
CLC, NOP, SEC	1	1	Op Code Address+1	1	Next Op Code
RSP, TAX, TXA	2	1	Op Code Address+1	1	Next Op Code
		2	Op Code Address+1	1	Next Op Code
CLI, SEI	2	1	Op Code Address + 1	1	Next Op Code
	_	2	1FFF	1	Irrelevant Data
DAA	2	1	Op Code Address+1	1	Next Op Code
	-	2	Op Code Address + 1	1 i	Next Op Code
				1	
STOP, WAIT	4	1	Op Code Address + 1		Next Op Code
		2 3	1FFF 1FFF	1	Irrelevant Data Irrelevant Data
		3		1	Next Op Code
			Op Code Address+1		
RTI	9	1	Op Code Address+1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	1	CC
		4	Stack Pointer+1	1	Acc.
		5	Stack Pointer+2		IX.
		6	Stack Pointer+3		DPR
		7	Stack Pointer+4	1	Return Address (MSB)
		8	Stack Pointer+5		Return Address (LSB)
a the state of the		9	Return Address	1	First Op Code of Return Routine
RTS	6	1	Op Code Address+1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	1	DPR
		4	Stack Pointer+1	1	Return Address (MSB)
		5	Stack Pointer+2	1	Return Address (LSB)
				1	First Op Code of Return Routine


(to be continued)



A Line Made & Instructions	Cycles	Cycle#	Address Bus	R/W	Data Bus
Address Mode & Instructions	Jugar	0,00			
			Op Code Address+1	1	Next Op Code
SWI	11	1 2	1FFF	1	Irrelevant Data
			Stack Pointer	o	Return Address (LSB)
		3	Stack Pointer-1	0	Return Address (MSB)
		4	Stack Pointer-2	0	DPR
		5	Stack Pointer-3	0	lx.
		6		0	Acc.
		7	Stack Pointer-4	Ō	CC
		8	Stack Pointer-5	1	Address of SWI Routine (MSB)
		9	Vector Address 1FFC	1	Address of SWI Routine (LSB)
		10	Vector Address 1FFD		First Op Code of SWI Routine
		11	Address of SWI Routine		
MUL	11	1	Op Code Address + 1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	1FFF	1	Irrelevant Data
		4	1FFF	1	Irrelevant Data
		5	1FFF	1	Irrelevant Data
		6	1FFF	1	Irrelevant Data
		7	1FFF	1	Irrelevant Data
		8	1FFF	1	Irrelevant Data
		9	1FFF	1	Irrelevant Data
		10	1FFF	1	Irrelevant Data
		11	Op Code Address + 1	1	Next Op Data
			operation		
RELATIVE					Official
BCC. BCS, BEQ,	3	1	Op Code Address+1	1	Offset
BHCC, BHCS, BHI,		2	1FFF	1	Irrelevant Data
BIH, BIL, BLS,		3	Branch AddressTest= "1"	1	(First Op Code of Branch Routine Next Op Code
BMC, BMI, BMS,		3	Op Code Address+1Test= "0"		(Next Op Code
BNE, BPL, BRA,				1	
BRN					
	6	1	Op Code Address+1	1	Offset
BSR	Ĩ	2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Stack Pointer-2	0	DPR
		6	Branch Address	1	First Op Code of Subroutine
		0	Branch Address		
BIT TEST AND BRAN	ICH				A Lines of Operand
BRCLR, BRSET	5	1	Op Code Address+1	1	Address of Operand
		2	Address of Operand	1	Operand Data
		3	Op Code Address+2	1	Offset
		4	1FFF	1	Irrelevant Data
		-	Branch AddressTest= "1"	1	(First Op Code of Branch Address
		5	Op Code Address + 3 ··· Test = "0"		Next Op Code
BIT SET/CLEAR					
	5	1	Op Code Address+1	1	Address of Operand
BCLR, BSET	1 2	2	Address of Operand	1	Operand Data
		3	-	1	Irrelevant Data
				o	New Operand Data
		4		Ĭ	Next Op Code
		5	Op Code Address+2		







PROGRAMMING THE PROM

On-Chip PROM Programming

In Mode 4 (PROM programming mode) the HD63705Z0 performs no MCU function but it is programmable as a PROM which is equivalent to the 27256 type. The HD63705Z0 can be put into this mode by applying logic lows to MP_0 , MP_1 and STBY and applying Vpp or V_{CC} to MP_2 pin.

See Table 5 for the pin configuration. Figures in the subfunction column of the list indicate the pin numbers of 27256 type EPROM.

The HD63705Z0 provides 7744 bytes of PROM which is

located in \$01C0 to \$1FFF; however, in this mode the LSI assumes to have 32k bytes of memory located in \$0000 to \$7FFF to allow the compatibility with the 27256 type EPROM. (Data in addresses \$0000 to \$01BF and \$2000 to \$7FFF are not transferred to the HD63705Z0)

When \overline{CE} pin is set to a logic low and \overline{OE} pin is set a logic high after the program voltage (Vpp) is applied to Vpp pin, the data are written into the EPROM through Port C one byte for each EPROM location. When \overline{OE} pin is set to a logic low after programming, the programmed data is output through Port C. This allows the user to verify the data.

A timing of these signals is shown in Fig. 68.




Fig. 68 PROM Programming/Verification Timing

Table 20 shows the state of each pin in PROM programing mode.

Table 28 Pin Conditions in PROM Programming Mode

	MPo	MP ₁	MP ₂ (V _{PP})	STBY	CE	OE	Port C (EO ₀ -EO ₇)	Port A, F, H and J							
					0	0	Data Out	PROM address input							
Read Output Disable			V _{CC} (1)		0	1	High impedance	lines are configured as inputs and unused lines are in the standb mode.							
	0	0	0 (1)					L			0	0	1	Data In	
Programming Verification	U	Ŭ										*	0	Data Out	
Program Inhibit											(1)			1	1

* 0 or 1

🕲 HITACHI

ELECTRICAL CHARACTERISTICS

Program Operation

DC Characters (V_{CC} = 6V \pm 0.25V, V_{PP} = 12.5V \pm 0.3V, T_a = 25°C \pm 5°C)

ltem	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I _{LI}	V _{in} = 6.25V/0.45V	-	_	2	μA
	Vol	I _{OL} = 2.1 mA	-		0.45	V
Output Voltage	V _{OH}	l _{OH} = -400 μA	2.4		<u> </u>	V
Power Supply Current (Active)	lcc		-	_	30	mA
	VIL		-0.1	_	0.8	V
Input Voltage	VIH		2.2	_	V _{cc} + 0.3	v
Programming Current	IPP	CE = VIL	_	-	40	mA

(NOTE) 1. Vpp (+12.5V) must be applied after V_{CC} (6V) is settled and must be removed before V_{CC}.

2. Vpp must not exceed +15V. Be careful to prevent overshoot of the Vpp when switching to 12.5V.

3. The device must not be inserted into a board with Vpp at 12.5V to prevent damage to the reliability of the device.

4. When $\overline{CE} = V_{IL}$, Vpp must not be changed from V_{CC} to 12.5V or from 12.5V to V_{CC}.

AC Characteristics ($V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, $Ta = 25^{\circ}C \pm 5^{\circ}C$)

ltem	Symbol	Test Condition	min	typ	max	Unit
Address Setup Time	t _{AS}		2	_	1 _ 1	μs
OE Setup Time	t _{OES}		2	- 1	-	μs
Data Setup Time	t _{DS}		2	_	_	μs
Address Hold Time	t _{AH}		0			μs
Data Hold Time	t _{DH}		2	-	-	μs
Output Disable Delay Time	t _{DF} *		0	_	130	ns *
Vpp Setup Time	t _{VPS}		2	-	_	μs
Program Pulse Width	t _{PW}		0.95	1.0	1.05	ms
V _{CC} Setup Time	tvcs		2	_		μs
OE Output Delay Time	toe		0		150	ns
Overprogramming CE Pulse Width	t _{OPW}		2.85	_	78.75	ms

*tDF is defined when the output is in a high impedance state which disallows the output level to be referred.




Switching Characteristics


Test Condition;

Input pulse level Input rise/fall time...

0.8V to 2.2V ≦ 20 ns



output 0.8V, 2V





Read Operation

DC Characteristics (V_{CC} = 5V \pm 10%, V_{PP} = V_{CC} \pm 0.6V, Ta = 25°C \pm 5°C)

ltem	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I _{L1}	V_{CC} =5.5V, Vin=GND ~ V_{CC}	_	_	1	μA
Output Leakage Current	I _{LO}	V_{CC} =5.5V, V_{out} =GND ~ V_{CC}	_	_	1	μA
Programming Current	lpp	V _{PP} =V _{CC} +0.6V	_	1	100	μA
Power Supply Current (Active)	lcc	f=1MHz, l _{out} ≃0mA	-	_	30	mA*
	VIL		-0.3		0.8	V
Input Voltage	VIH		2.2	_	V _{cc} +0.3	V
	Vol	l _{OL} =2.1 mA	-	_	0.40	V
Output Voltage	Voн	I _{OH} =400 μA	2.4	_	-	V

* Excepts straight current through input.

AC Characteristics (V_{CC} = 5V \pm 10%, V_{PP} = V_{CC} \pm 0.6V, Ta = 25°C \pm 5°C)

ltem	Symbol	Test Condition	min	max	Unit
Access Time	t _{ACC}	CE=OE=VIL		500	ns
CE Output Delay Time	t _{ce}	OE=VIL	—	500	ns
OE Output Delay Time	t _{OE}	CE=VIL	10	150	ns
Output Disable Delay Time	t _{DF}	CE=VIL	0	105	ns*
Data Output Hold Time	^t он	CE=OE=V _{IL}	0	-	ns

* tDF is defined when the output is in a high impedance state which disallows the output level to be referred.

Switching Characteristics Output load 1TTL Gate +100 pF Test Condition; I/O timing reference level Input pulse level 0.8 to 2.2V input 1V, 2V 0.8V, 2V Input rise/fall time **≤ 20 ns** output Address CE tce ŌĒ -toetDF tACC +tон + Data Out Data Out -Valid



The information in this data sheet has been carefully checked; however, the contents of this data sheet may be changed and modified without notice. The company shall assume no responsibility for inaccuracies, or any problem involving a patent caused when applying the descriptions in this data sheet.



We make things possible

Hitachi America, Ltd.

Semiconductor and IC Division 2210 O'Toole Avenue, San Jose, CA 95131 1-408-435-8300

. . .

AUGUST, 1986 ©Copyright 1986, Hitachi America, Ltd. 5M Printed in U.S.A. 009097 🕅 _ 🖄